NEORV32 RISC-V on Digilent Basys3

This tutorial will guide you through implementing the RISC-V “neorv32” processor on the Digilent Basys3 FPGA board.



You can find additional information for the NEORV-32 microarchitecture in the following links

- [Datasheet] The NEORV32 RISC-V Processor
- [User Guide] The NEORV32 RISC-V Processor
- https://github.com/stnolting/neorv32/tree/v1.11.0 Can't find link
- On eClass - Τμήμα Πληροφορικής | Embedded Systems | Έγγραφα

Hardware implementation

Follow step 1 only if you are not using the provided VM

1. Download and unzip in a folder called neorv32

```
https://github.com/stnolting/neorv32/archive/refs/tags/v1.11.0.zip
```

Beautiful, we now have the source code for NEORV-32. Let’s open Vivado to implement the processor

2. Open Vivado

For Linux

```
cd
cd wsp
mkdir -p vivado_projects
cd vivado_projects
source /opt/Xilinx/Vivado/2016.4/settings64.sh
vivado &
```

In MS Windows and the provided VM you open vivado by clinking the Vivado shortcut

3. Create a new project. Click from the Vivado menu File → New project and click on the next button

- Type neorv32 as the project name



- Choose the RTL project

> ⚠ BE CAREFUL → Unselect the do not specify sources at this time



- Choose as target language **VHDL** and click on the **Add Directories** button to add the VHDL source code of the NEORV-32

- Choose the Directory → `neorv32/rtl/core/`

- 

- Click on the **Add Files** button to add one more source code. Choose `neorv32/rtl/test_setups/neorv32_test_setup_bootloader.vhd` and click on the OK button



- Tick the Scan and add RTL include files into the project, and finally click on the NEXT button



- Click next on the Add Existing IP (optional)



- Download Basys XDC file from Basys-3-Master.xdc into neorv32\rtl\test_setups
- Click on the Add Files on the Add Constraints window and Press Next



- Click on Boards and choose the Basys



- Finally, click on the Finish button



- Select the Project Settings under the Project Manager



- Rename the Default library `xil_defaultlib` with `neorv32` and choose as top module name the `neorv32_test_setup_bootloader`. Close the Project Settings by pressing the Apply and OK buttons



- Open the XDC file of the board to connect the NEORV32 ports to the appropriate pins of the FPGA.
- You should modify the following pins.

```
## This file is a general .xdc for the Basys3 rev B board
## To use it in a project:
## - uncomment the lines corresponding to used pins
## - rename the used ports (in each line, after get_ports) according to the top level signal names in the project
# Clock signal
set_property -dict { PACKAGE_PIN W5   IOSTANDARD LVCMOS33 } [get_ports clk_i]
create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports clk_i]
## Switches
set_property -dict { PACKAGE_PIN R2    IOSTANDARD LVCMOS33 } [get_ports {rstn_i}]
```

```
## LEDs
set_property -dict { PACKAGE_PIN U16   IOSTANDARD LVCMOS33 } [get_ports {gpio_o[0]}]
set_property -dict { PACKAGE_PIN E19   IOSTANDARD LVCMOS33 } [get_ports {gpio_o[1]}]
set_property -dict { PACKAGE_PIN U19   IOSTANDARD LVCMOS33 } [get_ports {gpio_o[2]}]
set_property -dict { PACKAGE_PIN V19   IOSTANDARD LVCMOS33 } [get_ports {gpio_o[3]}]
set_property -dict { PACKAGE_PIN W18   IOSTANDARD LVCMOS33 } [get_ports {gpio_o[4]}]
set_property -dict { PACKAGE_PIN U15   IOSTANDARD LVCMOS33 } [get_ports {gpio_o[5]}]
set_property -dict { PACKAGE_PIN U14   IOSTANDARD LVCMOS33 } [get_ports {gpio_o[6]}]
set_property -dict { PACKAGE_PIN V14   IOSTANDARD LVCMOS33 } [get_ports {gpio_o[7]}]
#USB-RS232 Interface
set_property -dict { PACKAGE_PIN B18   IOSTANDARD LVCMOS33 } [get_ports get_ports uart0_rxd_i]
set_property -dict { PACKAGE_PIN A18   IOSTANDARD LVCMOS33 } [get_ports uart0_txd_o]
## Configuration options, can be used for all designs
set_property CONFIG_VOLTAGE 3.3 [current_design]
set_property CFGBVS VCCO [current_design]
## SPI configuration mode options for QSPI boot, can be used for all designs
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
set_property CONFIG_MODE SPIx4 [current_design]
```

Attention: The reset pin of the processor is connected to SW[15]. The reset pin is global reset, **low-active**, async, so the SW[15] should be on the ON position.

- Save the XDC file and press the Generate Bitstream button. This will generate the bitstream after synthesis and implementation are successfully finished.



- When the bitstream generation finishes, open to see the implemented design



Board setup and run Hello World software on the NEORV-32

- Open Hardware Manager and program the FPGA



- Once you program the FPGA you should see that the LD0 blinks (left side of the photo) after you press the reset button. Also, the DONE led should be ON.
- Open a terminal and press `cutecom`
  - In windows use HTerm
- Click on settings and configure as follows and then click on open



- For HTerm in MS windows, see below



Select None



- In the input, add the character `a`, press the reset button of NEORV32-V on the board and then press enter on cutecom.



Continue from here: Compile your first hello world example!!!!

- Let's download some application examples. Open a terminal and type

```
cd ~/wsp/neorv32/sw/example
make clean_all
make all
```

- On cutecome enter the character `u` and press enter

```
CMD:> u
Awaiting neorv32_exe.bin...
```

- On cutecome click the send file button
- If everything goes fine, OK will appear in your terminal:

```
CMD:> u
Awaiting neorv32_exe.bin... OK
```

- The executable is now in the instruction memory of the processor. To execute the program right now, run the "Execute" command by typing `e` in cutecome and press the Enter on your keyboard: