# Zybo Z7-10 Lab Design Flow Overview

#### **Xilinx Processing System and Programmable Logic Chip**



# Zybo Z7-10 Board



## Zybo Lab 1 Design Flow Overview



#### **Zybo Lab 1 Design Flow Overview**



#### Zybo Lab 2 Design Flow Overview



# Zybo Lab 2 Design Flow Overview (a)



# Zybo Lab 2 Design Flow Overview (b)



Verify in Hardware (SDK + Zybo)

#### **Zybo Lab 3 Design Flow Overview**



# Zybo Lab 3 Design Flow Overview (a)

Create Custom	e IP	File->IP->New Location	>Create and Package IP		Create	e Interface to LEDs	
(Vivado	)	Part: Boards= <b>Zybo Z7-10</b> Target Language: <b>Verilog</b> Simulator Language: <b>Mixed</b> Location: <b>/projects/LED_IP</b>	Create <b>AXI4</b> Name <b>: led_i</b> Add Interfac	Peripheral p es->Name: S_AXI Lite,Slave,32	Next Steps: Edit IP	sources->led_i Line 7: parame Line 18: outpu Line 48: .LED_V Line 52: .LED(L	p_v1_0.v ter integer LED_WIDTH = 8, t wire [LED_WIDTH-1:0] LED, NIDTH(LED_WIDTH), ED),
						sources->>le Line 7: parame Line 18: outpu Line 400: Add u user_	<pre>ed_ip_v1_0_S_AXI.v ster integer LED_WIDTH = 8, t wire [LED_WIDTH-1:0] LED, user logic from file: _logic_instantiation.txt</pre>
		Add Sources Run Sy	nthesis/	Package IP	File->Close Pro	oject	
	Add or Cr Add files:	eate Design Sources Iab3_user_logic.v Cancel	Completed:	Identification Categories: from Combatibility: Far File Groups: <b>Merg</b> Custom. Param.: I <b>LED port -</b> 3 Review and Packa <b>Close Project</b>	AXI to Basic elements mily Zynq ge changes Merge changes > Import param. age: Package		
Open and Projec (Vivado	Save ct o)	File->Project->Open	File->Proj	ect->Save As	]		

## Zybo Lab 3 Design Flow Overview (b)



#### **Zybo Lab 4 Design Flow Overview**



# Zybo Lab 4 Design Flow Overview (a)

Open and Save Project (Vivado)	File->Project->Open F	File->Project->Save As Iab4				
Create App (SDK)	Export Hardware Laund File->Export->Export Hardware File->Lau (include bitstream) Edit lab4.c	ch SDK Create Application unch SDK Close Projects File->New->Application Project: I lab4/src Import: <b>lab4.c</b>	Read Documentation lab4_bsp/System.mss lab4 - Empty Open xgpio.h			
	Line 14: XGpio_Initialize(&dip, XPAR_SWITCHES_DEVICE_ID Line 17: XGpio_Initialize(&push, XPAR_BUTTONS_DEVICE_ID); lab4_bsp->Settings View: projects\ledip\ip_repo\led_ip_2.0\drivers\led_ip_v1_0\src Line 3: #include "led_ip.h"					
Analyze Object (SDK)	CINE 29: LED_IP_mWriteReg(XPAR_LED_IP Tools->Launch Shell cd lab4\Debug arm-xilinx-eabi-objdump –h lab4.elf	P_S_AXI_BASEADDR, U, dip_check);				

Verify in Hardware (SDK + Zybo)