


RISC-V tutorial

This tutorial will guide you to implement the RISC-V "neorv32" processor on the Zybo Z7 board and set the RISC-V compiler toolchain on Ubuntu.



You can find additional information for the NEORV-32 microarchitecture in the following links

<https://stnolting.github.io/neorv32/>

<https://stnolting.github.io/neorv32/ug/>

<https://github.com/stnolting/neorv32/tree/v1.7.2>

Hardware implementation

- First, we should download the VHDL source code of the NEORV-32.
- Open a terminal and type the following:

```
cd
mkdir -p wsp
cd wsp
git clone https://github.com/stnolting/neorv32.git
cd neorv32/
git checkout v1.8.0
```


- Beautiful, we now have the source code for NEORV-32. Let's open Vivado to implement the processor
- Open Vivado

```
cd
cd wsp
mkdir -p vivado_projects
cd vivado_projects
source /opt/Xilinx/Vivado/2016.4/settings64.sh
vivado &
```


- Create a new project. Click from Vivado menu File New project and click on the next button




- Type neorv32 as the project name




- Choose the RTL project




- Choose as target language **VHDL** and click on the **Add Directories** button to add the VHDL source code of the NEORV-32
- Choose the Directory `/home/fretz/wsp/neorv32/rtl/core/`
-




- Click on the **Add Files** button to add one more source code. Choose `/home/fretz/wsp/neorv32/rtl/test_setups/neorv32_test_setup_bootloader.vhd` and click on the OK button




- Tick the Scan and add RTL include files into the project, and finally click on the NEXT button




- Click next on the Add Existing IP (optional)




- Click on the Add Files on the Add Constraints window



- Choose the `/home/fretz/wsp/Downloads/digilent-xdc-master/Zybo-Z7-Master.xdc` and press the OK button



- Tick the copy constraints files into project and click the Next button



- Click on Boards

New Project

Default Part
Choose a default Xilinx part or board for your project. This can be changed later.

Select: Parts Boards

Filter

Product category: Speed grade:


Family: Temp grade:

Package:


Search:

Part	I/O Pin Count	Block RAMs	DSPs	FlipFlops	GTXE2 Transceivers	Gb Transceivers	Available IOBs	LUT Elements	
xc7z010clg400-1	400	60	80	35200	0	0	100	17600	2
xc7z010iclg225-1L	225	60	80	35200	0	0	54	17600	2
xc7z010iclg400-1L	400	60	80	35200	0	0	100	17600	2
xc7z012sclg485-2	485	72	120	68800	0	4	150	34400	3
xc7z012sclg485-1	485	72	120	68800	0	4	150	34400	3
xc7z014sclg400-2	400	107	170	81200	0	0	125	40600	4
xc7z014sclg400-1	400	107	170	81200	0	0	125	40600	4
xc7z014sclg484-2	484	107	170	81200	0	0	200	40600	4
xc7z014sclg484-1	484	107	170	81200	0	0	200	40600	4
xc7z015clg485-3	485	95	160	92400	0	4	150	46200	3
xc7z015clg485-2	485	95	160	92400	0	4	150	46200	3
xc7z015clg485-1	485	95	160	92400	0	4	150	46200	3
xc7z015iclg485-1L	485	95	160	92400	0	4	150	46200	3


- Choose Zybo Z7-10 and press the next button




- Finally, click on the Finish button




- Select the Project Settings under the Project Manager




- Rename the Default library `xil_defaultlib` with `neorv32`. Close the Project Settings by pressing the Apply and OK buttons



- Click on the Create Block Design



- Give the name `riscv_wrapper`. Then press the OK button



- Download the `make_bd.tcl` script from GUNET2
 - <https://gunet2.cs.unipi.gr/modules/document/document.php?course=CDS105&openDir=/61e12291p9dq/63dba13bW9dy>

The screenshot shows the GUNET-2 website interface. The main content area displays a list of documents under the 'Embedded Systems' category. The table below summarizes the visible documents:

Τύπος	Όνομα	Μέγεθος	Ημερομηνία	Ενέργειες
Document	make_bd.tcl	2.84 KB	03-02-2023	[Icons]
Diagram	NEORV-32-block-diagram	118.35 KB	02-02-2023	[Icons]
Tutorial	RISC-V_tutorial	3.89 MB	02-02-2023	[Icons]

The URL at the bottom of the browser window is: `gunet2.cs.unipi.gr/modules/document/file.php/CDS105/Lab/RISC-V/make_bd.tcl`

- Run the `make_bd.tcl` script from the tcl console. Type `source /home/fretz/Downloads/make_bd.tcl`

The screenshot shows the Vivado IDE interface. The 'Tcl Console' window at the bottom contains the following text:

```


[launch_runs impl_1 -to_step write_bitstream
[Fri Feb 3 07:33:26 2023] Launched synth_1...
Run output will be captured here: /home/fretz/wsp/vivado_projects/neorv32/neorv32.runs/synth_1/runae.log
[Fri Feb 3 07:33:26 2023] Launched impl_1...
Run output will be captured here: /home/fretz/wsp/vivado_projects/neorv32/neorv32.runs/impl_1/runae.log
remove_files {/home/fretz/wsp/vivado_projects/neorv32/srcs/sources_1/bd/riscv_wrapper/riscv_wrapper.bd /home/fretz/wsp/vivado_projects/neorv32/srcs/source
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
file delete -force /home/fretz/wsp/vivado_projects/neorv32/srcs/sources_1/bd/riscv_wrapper /home/fretz/wsp/vivado_projects/neorv32/srcs/sources_1/bd/riscv

source /home/fretz/Downloads/make_bd.tcl


```

A red circle highlights the `source /home/fretz/Downloads/make_bd.tcl` command in the console. A red arrow points to the 'Tcl Console' tab at the bottom of the IDE.


- Next, create a VHDL wrapper for the block design




- Select the **Let Vivado manage** and click the OK button



- Next, set as the top module the wrapper you just created



- Open the XDC file of the board to connect the NEORV32 ports to the appropriate pins of the FPGA.




- You should modify the following pins


```


## RISC-V Reset
set_property -dict { PACKAGE_PIN K18    IOSTANDARD LVCMOS33 }
[get_ports { rst[0] }]; #IO_L12N_T1_MRCC_35 Sch=btn[0]
# RISC-V LEDs
set_property -dict { PACKAGE_PIN M14    IOSTANDARD LVCMOS33 }
[get_ports { led_boot[0] }]; #IO_L23P_T3_35 Sch=led[0]
##Pmod Header JC
set_property -dict { PACKAGE_PIN V15    IOSTANDARD LVCMOS33 }
[get_ports { uart_rxd }]; #IO_L10P_T1_34 Sch=JC1_P
set_property -dict { PACKAGE_PIN W15    IOSTANDARD LVCMOS33 }
[get_ports { uart_txd }]; #IO_L10N_T1_34 Sch=JC1_N

```


- Save the XDC file and press the Generate Bitstream button. This will generate the bitstream after synthesis and implementation are successfully finished.




- When the bitstream generation finishes, open to see the implemented design




- Export the hardware design to the Xilinx SDK software development framework



- Click the Include bitstream and the OK button





- Lunch the SDK framework




Board setup and run hello world software on the NEORV-32

- In order to get UART access on NEORV-32, we need to connect a USB/TTL UART external board on the PMOD header JC.







- In SDK, press: File New Application Project




- Type `ps_arm` as the Project name and click on the next button




- Choose the simple Hello world example from the available code templates and click the Finish button




- Right-click on the `ps_arm` application in the Project Explorer and click Build Project




- Right-click on the `ps_arm` application in Project Explorer and click Run As Run Configuration




- Double-click on the TCF Xilinx C/C++ application (System Debugger)




- Select the Reset entire system, click on the Apply button and then on the Run button




- Once you program the FPGA you should see that the LD0 blinks (left side of the photo) after you press the reset button (right side of the photo). Also, the PGOOD and DONE leds should be ON.




- Open a terminal and press `cutecom`
- Click on settings and configure as follows and then click on open



- Select None



- In the input add the character a, press the reset button of NEORV32-V on the board and then press enter on cutecom



Setup RISC-V compiler

Skip these steps if you have the Fretz virtual machine.

- Open the Fretz VM and install `cutecom`, and the RISC-V compile flow
- In a terminal type, the following

```
$ sudo apt install cutecom -y
$ cd ~/wsp/Downloads/
$ wget https://github.com/stnolting/riscv-gcc-prebuilt/releases/download/rv32i-2.0.0/riscv32-unknown-elf.gcc-10.2.0.rv32i.ilp32.newlib.tar.gz
```

Create a folder where you want to install the toolchain, for example `/opt/riscv` (you will need `sudo` rights to create this folder and copy data to it).

```
$ sudo mkdir /opt/riscv
```

Navigate to the download folder. Decompress your toolchain (replace `TOOLCHAIN` with your toolchain archive of choice). Again, you might have to use `sudo` if your target directory is protected.

```
$ sudo tar xzfv riscv32-unknown-elf.gcc-10.2.0.rv32i.ilp32.newlib.tar.gz -C /opt/riscv/
```

Now add the toolchain's bin folder to your system's PATH environment variable (or add this line to your .bashrc if applicable):

```
$ export PATH=$PATH:/opt/riscv/bin
```

Test the toolchain:

```
$ riscv32-unknown-elf-gcc -v
```

Continue from here: Compile your first hello world example!!!!


- Let's download some application examples. Open a terminal and type

```
cd ~/wsp/neorv32/sw/examples  
make clean_all  
make all
```

- On cutecome enter the character u and press enter

```
CMD:> u  
Awaiting neorv32_exe.bin...
```

- On cutecome click the send file button



- If everything goes fine, OK will appear in your terminal:

```
CMD:> u
Awaiting neorv32_exe.bin... OK
```

- The executable is now in the instruction memory of the processor. To execute the program right now, run the "Execute" command by typing e in cutecome and press the Enter on your keyboard:

