# **RISC-V** tutorial

This tutorial will guide you to implement the RISC-V "neorv32" processor on the Zybo Z7 board and set the RISC-V compiler toolchain on Ubuntu.



You can find additional information for the NEORV-32 microarchitecture in the following links

https://stnolting.github.io/neorv32/

https://stnolting.github.io/neorv32/ug/

https://github.com/stnolting/neorv32/tree/v1.7.2

# Hardware implementation

- First, we should download the VHDL source code of the NEORV-32.
- Open a terminal and type the following:

```
cd
mkdir -p wsp
cd wsp
git clone https://github.com/stnolting/neorv32.git
cd neorv32/
git checkout v1.8.0
```

Beautiful, we now have the source code for NEORV-32. Let's open Vivado to implement the processor
Open Vivado

```
cd
cd wsp
mkdir -p vivado_projects
cd vivado_projects
source /opt/Xilinx/Vivado/2016.4/settings64.sh
vivado &
```

• Create a new project. Click from Vivado menu File New project and click on the next button



• Type neorv32 as the project name

New Project	×
Project Name Enter a name for your project and specify a directory where the project	
Project name: neorv32	3
Project location: /home/fretz/wsp/vivado_projects	
Create project subdirectory	
Project will be created at: /home/fretz/wsp/vivado_projects/neorv32	
? < <u>B</u> ack <u>N</u> ext > <u>F</u> inish Cancel	

Choose the RTL project

New Project	8
Project Type Specify the type of project to create.	
<u>R</u> TL Project You will be able to add sources, create block designs in IP Inter run RTL analysis, synthesis, implementation, design planning a	grator, generate IP, and analysis.
Do not specify sources at this time	
<ul> <li>Post-synthesis Project: You will be able to add sources, view de design analysis, planning and implementation.</li> </ul>	evice resources, run
? <u>Back</u> <u>N</u> ext > <u>F</u> ir	nish Cancel

- Choose as target language VHDL and click on the Add Directories button to add the VHDL source code of the NEORV-32
   Choose the Directory /home/fretz/wsp/neorv32/rtl/core/
- •



• Click on the Add Files button to add one more source code. Choose /home/fretz/wsp/neorv32/rtl/test\_setups /neorv32\_test\_setup\_bootloader.vhd and click on the OK button

	Add Source Files
Look <u>i</u> n: 💋 test_setups	🖃 🛃 🔨 🔌 🗐 🗐 🔽
M neorv32 test setup approm.vhd	Recent Directories
Ineorv32_test_setup_bootloader.vhd	C /home/fretz/wsp/neorv32/rtl/test_setups
om neorv32_test_setup_on_chip_debugger.vhd	File Preview
	<pre> ###################################</pre>
File name: neorv32_test_setup_approm.vhd	
Files of type: Design Source Files (.vhd, vhdl, vhf,	vhdp, vho, v, vf, verilog, vr, vg, vb, tf, vlog, vp, vm, veo, vh, h, svh, vh
	OK Cancel

• Tick the Scan and add RTL include files into the project, and finally click on the NEXT button

New Project 📀
Add Sources Specify HDL and netlist files, or directories containing HDL and netlist files, to add to your project. Create a new source file on disk and add it to your project. You can
<ul> <li>Index Name</li> <li>Library HDL Source For</li> <li>i core</li> <li>xil_defaultlib Synthesis &amp; Simulation &lt; /ho</li> <li>neorv32_test_setup_bootloader.vhd</li> <li>xil_defaultlib Synthesis &amp; Simulation &lt; /ho</li> </ul>
Add Files     Add Directories     Create File
Scan and add RTL include files into project
Copy sources into project
Add sources from subdirectories
Target language: VHDL - Simulator language: Mixed -
? <u>A Back</u> <u>Next</u> > <u>Finish</u> Cancel

• Click next on the Add Existing IP (optional)

New Project	8
Add Existing IP (optional)	
Specify existing configurable IP, DSP composite, and E add to your project.	Embedded sub-design files to
Use Add Files or Add Director	ies buttons below
Add Files Add	Directories
? < <u>B</u> ack	Einish Cancel
lick on the Add Files on the Add Constraints window	
New Project	: 🛛
Add Constraints (optional) Specify or create constraint files for physical and timing	g constraints.
↓ ↓ Use Add Files or Create Fi	ile buttons below
Add Mes Cre	ate File
?	ick Next > Einish Cancel

• Choose the /home/fretz/wsp/Downloads/digilent-xdc-master/Zybo-Z7-Master.xdcand press the OK button

Add Const	raint Files 🛛 😣		
Look in: 💋 digilent-xdc-master	🖃 😒 🗶 😂 🔹 🎓 😒 😰		
Arty-A7-35-Master.xdc 🚯 Zedboard-Master.xdc	Recent Directories		
🗈 Arty-A7-100-Master.xdc 🛛 🚹 Zybo-Master.xdc	C /home/fretz/wsp/neorv32/rtl/test_setups		
🗈 Arty-Master.xdc 🗈 🚹 Zylp-Z7-Master.xdc	Eile Preview		
Arty-S7-25-Master.xdc			
Arty-S7-50-Master.xdc	## This file is a general .xdc for the Zybo Z7 Rev. B		
Arty-Z7-10-Master.xdc	## To use it in a project:		
Arty-Z7-20-Master.xdc	## - uncomment the lines corresponding to used pins		
Basys-3-Master.xdc	## - rename the used ports (in each line, after get_por		
Crnod-A7-Master.xdc	##Clock cignel		
Cmod-S7-25-Master.xdc	##CLOCK SIGNAL #set property -dict { PACKAGE PIN K17 TOSTANDARD LVCN		
Cora-27-07S-Master.xdc	#create clock -add -name sys clk pin -period 8.00 -wave		
Cora-27-10-Master.xdc			
Eclypse-27-Master.xdc			
Genesys-2-Master.xdc	##Switches #set property_dict { PACKAGE PIN G15TOSTANDAPD LVGA		
Genesys-ZU-3EG-D-Master.xdc	#set property -dict { PACKAGE PIN 015 IOSTANDARD LVCP #set property -dict { PACKAGE PIN 015 IOSTANDARD LVCP		
B Genesys-ZU-3EG-Master.xdc	#set_property -dict { PACKAGE_PIN W13 IOSTANDARD LVC		
Genesys-ZU-SEV-D-Master.xdc	#set_property -dict { PACKAGE_PIN T16 IOSTANDARD LVCN		
Nexys-4-DDR-Master.xdc	##Buttons		
Nexys-4-Master.xdc	#set property -dict { PACKAGE PIN K18 IOSTANDARD LVCN		
Nexys-A7-501-Master.xdc	#set_property -dict { PACKAGE_PIN P16 IOSTANDARD LVCN		
	#set_property -dict { PACKAGE_PIN K19 IOSTANDARD LVC		
	#set_property -dict { PACKAGE_PIN Y16 IOSTANDARD LVC		
Sword-Master xdc			
USB104-A7-100T-Master.xdc			
File name: Zybo-Z7-Master.xdc			
Files of type: All Files			
	OK Cancel		

• Tick the copy constraints files into project and click the Next button

New Project	8
Add Constraints (optional)	
Specify or create constraint files for physical and timing constraints.	
Constraint File Location Zybo-Z7-Master.xdc /home/fretz/wsp/Downloads/digilent-xdc-master	
Add Files Create File	
? < <u>Back</u> <u>Next</u> > <u>Finish</u>	Cancel

Click on Boards

New Project 🛛 😵						×			
Default Part									
Choose a default Xilinx part or board for your project. This can be changed later.									
Select: Parts Bards									
Produ <u>c</u> t category:	All	-	Spee <u>d</u> grad	e: All	-				
<u>E</u> amily:	All	-	<u>T</u> emp grade	e: All	-				
<u>P</u> ackage:	All	-							
-				Popot All Filto					
				Keset All Fille	irs				
<u>S</u> earch: Q-			-						
Part	I/O Pin Count	Block RAMs	DSPs	FlipFlops	GTXE2 Transceivers	Gb Transceivers	Available IOBs	LUT Elements	
xc7z010clg400-1	400	60	80	35200	0	0	100	17600	2 🔺
xc7z010iclg225-1L	225	60	80	35200	0	0	54	17600	2
🔷 xc7z010iclg400-1L	400	60	80	35200	0	0	100	17600	2
xc7z012sclg485-2	485	72	120	68800	0	4	150	34400	3
xc7z012sclg485-1	485	72	120	68800	0	4	150	34400	3
xc7z014sclg400-2	400	107	170	81200	0	0	125	40600	4
xc7z014sclg400-1	400	107	170	81200	0	0	125	40600	4
xc7z014sclg484-2	484	107	170	81200	0	0	200	40600	4
xc7z014sclg484-1	484	107	170	81200	0	0	200	40600	4
xc7z015clg485-3	485	95	160	92400	0	4	150	46200	3
xc7z015clg485-2	485	95	160	92400	0	4	150	46200	3
xc7z015clg485-1	485	95	160	92400	0	4	150	46200	3
xc7z015iclg485-1L	485	95	160	92400	0	4	150	46200	3 🖵
•	11111								►
2					er Pook	Not a	Finish	Con	
:									cer

• Choose Zybo Z7-10 and press the next button

	New Proje	ect			8
Default Part					
Choose a default Xilinx part or board for your pro	oject. This can b	e changed l	ater.		
Select: Parts Boards					
Vendor: All					
Display Name: All					
Board Rey: Latest *					
Reset All Filters					
Search: Q-	7				
georem L	_				
Display Name	Vendor	Board Rev	Part	I/O Pin Count	File Versior
Arty Z7-10	digilentinc.com	A.0	xc7z010clg400-1	400	1.1
Arty Z7-20	digilentinc.com	A.0	xc7z020clg400-1	400	1.1
Cora Z7-07S	digilentinc.com	B.0	xc7z007sclg400-1	400	1.1
Cora Z7-10	digilentinc.com	B.0	xc7z010clg400-1	400	1.1
Eclypse Z7	digilentinc.com	B.0	xc7z020clg484-1	484	1.1
Zedboard	digilentinc.com	D.3	xc7z020clg484-1	484	1.1
Zybo Z 10	digilentinc.com	B.2	xc7z010clg400-1	400	1.1
Zybo Z7-20	digilentinc.com	B.2	xc7z020clg400-1	400	1.1
Zybo	digilentinc.com	B.4	xc7z010clg400-1	400	2.0
ZedBoard Zyng Evaluation and Development Kit	em.avnet.com	d	xc7z020clg484-1	484	1.3
ZYNQ-7 ZC702 Evaluation Board	xilinx.com	1.0	xc7z020clg484-1	484	1.2
•					Þ
?		< 8	ack Next >	Einish	Cancel

• Finally, click on the Finish button

	New Project	8
	New Project Summary	
VIVADO. HLx Editions	() A new RTL project named 'neorv32' will be created.	
	①1 source file will be added.	
	① 1 source directory will be added.	
	▲ No Configurable IP files will be added. Use Add Sources to add them later.	
	①1 constraints file will be added.	
	<ul> <li>The default part and product family for the new project: Default Board: Zybo Z7-10 Default Part: xc7z010clg400-1 Product: Zynq-7000 Family: Zynq-7000 Package: clg400 Speed Grade: -1</li> </ul>	
	To create the project, click Finish	
?	< Back Next > Ninish Car	ncel

• Select the Project Settings under the Project Manager

	neorv32 - [/home/fretz/w	vsp/vivado_projects/neorv32/neorv32.xpr] - Vivado 2016	.4 – e 😣
<u>File Edit Flow Tools Window La</u>	ayout ⊻iew <u>H</u> elp		Q- Quick Access
🚵 🛤 💵 🏬 🗙 🔈 🎽 🤅	🖏 % ∑ 📑 📴 Default Layout 💿 🗶 🔖 🏌 🕸		Ready
Flow Navigator ? «	Project Manager - neorv32		? X
९ 🖀 🖨	Sources ? = 🗆 🗠 ×	Σ Project Summary ×	? 🗆 L <sup>2</sup> ×
Project Manager     G Project Settings     Add Sources	Q     22     22     22       Messages:     9     6 warnings       p-20     Design Sources (3)	Project Settings Project name: neorv32 Project location: //orga/frat/wen/ivado.projecte/pe	Edit.
<ul> <li>Language Templates</li> <li>IP Catalog</li> <li>IP Integrator</li> </ul>	The orv32_test_setup_boottoader - neov32_test     orv32_test_setup_boottoader - neov32_test     orv32_test_setup_boottoader - neov32_test_setup_boottoader - neov32_test_setup_bootto	Product family:         Zynq-7000           Project part:         Zyhq-7001 (xc7z010clg400-1)           Top module name:         neorv32 test setup bootloader	
Create Block Design     Provide Block Design     Open Block Design     Generate Block Design	d biographic County Output	Target language: VHDL Simulator language: Mixed Board Part	
<ul> <li>Simulation</li> <li>Simulation Settings</li> <li>Run Simulation</li> </ul>	Hierarchy     Lbranes     Complex Order       Source File Properties     ? _ □ Ľ ×       ← → ⑤        ǿ neorx32_bootloader_image.vhd	Display name: Zybo 27-10 Board part name: digilentinc.com:xboc7-10:part0:1.1 Repository path: /opt/Minw/Vivado/2016.4/data/boards, URL: https://digilent.com/reference/program	/board_files mmable-logic/zybo-z7/start
<ul> <li>RTL Analysis</li> <li>Blaboration Settings</li> </ul>	✓ Enabled	Board overview: Zybo Z7-10 Synthesis	Implementation
<ul> <li>P Den Elaborated Design</li> <li>Synthesis</li> <li>Synthesis Settings</li> <li>Run Synthesis</li> </ul>	Location: /home/tretzwsp/wado_projects/neorv32, Type: VHDL - Library: neorv32 - v General Properties	Status: Not started Messages: No errors or warnings Part: xc7z010clg400-1 Strategy: <u>Vivado Synthesis Defaults</u>	Status: Not started Messages: No errors or warnings Part: xc7z010clg400-1 Strategy: V/vado implementation Defaults
👂 💕 Open Synthesized Design	Tel Consola	10	2
<ul> <li>Implementation</li> <li>Implementation Settings</li> <li>Run Implementation</li> <li>Open Implemented Design</li> <li>Program and Debug</li> </ul>	<pre>INFO: [IP Flow 19-1704] No user IP repositories s INFO: [IP Flow 19-2313] Loaded Vivado IP reposito set property bard part digitantinc.com:yobo-27-1 set property target language VHOL (current_projec add_files_scan_for_includes (/home/fretz/wsp/med import_files_flows) Importing the appropriate import_files_flows_1_force -norecurse import_files_files_tonstr_1_force -norecurse import_files_files_tonstr_1_force -norecurse import_files_files_tonstr_1_force -norecurse</pre>	<pre>pecified ry '/opt/Xilinx/Vivado/2016.4/data/ip'. 0:part0:1.1 [current_project] til rv32/rtl/core /home/fretz/wsp/neorv32/rtl/test_setups/ne files for fileset: 'sources_1' _/home/fretz/wsp/Downloads/digilent-xdc-master/Zybo-Z7-K</pre>	orv32_test_setup_bootloader.vhd}
ଷ୍ତେ Bitstream Settings ବ୍ଲୁ Generate Bitstream ▷ 💕 Open Hardware Manager	set_property default_lib neorv32 [current_project         Image: transmission of the set of the s	:] ssign Runs	۲ ۲
Configure synthesis, simulation, imple	mentation and IP related options		

• Rename the Default library xil\_defaultlib with neorv32. Close the Project Settings by pressing the Apply and OK buttons

		Proje	ect Settings 8
	General		
<b>3</b>	Name:	neorv3	32
General	Project device:	📕 Zyb	o Z7-10 (xc7z010clg400-1)
	<u>T</u> arget language:	VHDL	
Simulation	Default library	neon(	2
<b>1</b>	Top module pame	[neon/	22 test satur bootloader
Elaboration	Language Options	[neory.	
Participant 1	Language options		
Synthesis	Verilog options	3:	verilog_version=Verilog 2001
	G <u>e</u> nerics/Parar	meters:	
Implementation	<u>L</u> oop count:		1,000 🖨
1010			
Bitstream			
<u>I</u> P			
?			OK Cancel <u>Apply</u>

• Click on the Create Block Design



Give the name riscv\_wrapper. Then press the OK button

	Create Block Design	×
Please specify name	of block design.	- 🍌
<u>D</u> esign name:	riscv_wrapper	8
D <u>i</u> rectory:	🔂 <local project="" to=""></local>	*
Specify source set:	🔁 Design Sources	*
?	ОК	Cancel

• Download the make\_bd.tcl script from GUNET2

https://gunet2.cs.unipi.gr/modules/document/document.php?course=CDS105&openDir=/61e12291p9dq/63dba13bW9dy



gunet2.cs.unipi.gr/modules/document/file.php/CDS105/Lab/RISC-V/make\_bd.tcl

• Run the make\_bd.tcl script from the tcl console. Type source /home/fretz/Downloads/make\_bd.tcl

	neorv32 - [/home/fretz/	vsp/vivado_projects/neorv32/neorv32.xpr] - Vivado 2016.4 _ 0 (				
Eile Edit Flow Tools Window La	yout ⊻iew <u>H</u> elp	Q~ Quick Access				
😂 in 🕫 🐘 🐘 🗙 🕨 🐮 🤇	🖏 📡 🧐 🖽 Default Layout 🛛 👻 🔌 🔭 🖏	Synthesis and Implementation Out-of-date more info				
Flow Navigator ? «	Project Manager - neorv32	?				
Q 🔀 🖨	Sources ? = 🗆 🖄 ×	∑ Project Summary × III Zybo-Z7-Master.xdc × ? □ 2 ×				
Project Manager	🔍 🛣 🖨 📑 🚮 📓	/home/fretz/wsp/vivado_projects/neorv32/neorv32.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc				
<ul> <li>IP Integrator</li> <li>IP Integrator</li> <li>IP Integrator</li> <li>IP Open Block Design</li> <li>IP Open Block Design</li> <li>IP Open Block Design</li> </ul>	Messages: 0 2 warnings 	7         7         AveClock signal           8         7         AveClock signal           8         7         AveClock signal           9         9         AveClock signal           9         9         AveClock signal           9         9         Aveclock signal           10         10           11         12           12         24           13         24           14         24           15         24           16         12           17         10           18         24           19         24           10         12           11         24           12         24           13         24           14         24           15         24           16         25           16         25           17         10           17         10           18         24           19         10           10         10           10         10           10         24           10				
<ul> <li>Simulation</li> <li>Simulation Settings         <ul> <li>Run Simulation</li> </ul> </li> <li>RTL Analysis             <ul> <li>Generation Settings</li> <li>Islaboration Settings</li> <li>Islaboration Settings</li> <li>Synthesis</li> <li>Synthesis Settings</li> <li>Synthesis Settings</li> <li>Synthesis Settings</li> <li>Run Swnthesis</li> <li>Synthesis Settings</li> <li>Run Swnthesis</li> <li>Synthesis Settings</li> <li>Run Swnthesis</li> <li>Settings</li> <li>Run Swnthesis</li> <li>Settings</li> <li>Settings</li> <li>Run Swnthesis</li> <li>Settings</li> <li>Run Swnthesis</li> <li>Settings</li> <li>Run Swnthesis</li> <li>Settings</li> <li>Run Swnthesis</li> <li>Settings</li> <li>Settings</li> <li>Settings</li> <li>Run Swnthesis</li></ul></li></ul>	Hierarchy Lubraries Compile Order  Properties ? - □ 2 ×  ← → So k  Select an object to see properties	19       ##Dittons         20       94:001tons         20       94:001tons         20       94:001tons         21       94:001tons         21       94:001tons         22       94:001tons         23       94:001tons         23       94:001tons         23       94:001tons         24       94:001tons         25       95:0001tons         26       96:0001tons         26       96:0001tons         26       96:0001tons         27       96:0001tons         26       96:0001tons         27       96:0001tons         27       96:0001tons         26       96:00001tons         27       96:00001tons         27       96:00001tons         27       96:000001tons         26       96:000000000000000000000000000000000000				
Open Synthesized Design	Tel Cancala					
<ul> <li>Implementation</li> <li>Implementation Settings</li> <li>Run Implementation</li> <li>         Source and Design     </li> <li>Program and Debug</li> <li>Bitstream Settings</li> <li>Generate Bitstream</li> <li>         Son Hardware Manager     </li> </ul>	Tcl Console       ? L 2         ************************************					
	Contraction of the second					

• Next, create a VHDL wrapper for the block design



OK

Cancel

Let Vivado manage wrapper and auto-update

• Next, set as the top module the wrapper you just created

?



🚵 in 🕫 🗎 🖿 🗙 🕨 🖄	🚳 % ∑ 🗔 🖻 Default Layout 💿 👻 🔌 🔌 🔍			Ready					
Flow Navigator ? «	Project Manager - neorv32			? ×					
Q 🛣 🛱	Sources ? - C 2 ×	Σ Project Summary ×		? 🗆 2 ×					
Project Manager		Project Settings		Edit					
G:       Project Settings         M:       Add Sources         V:       Language Templates         J:       IP Catalog         IP Integrator       M:         M:       Create Block Design         G:       Open Block Design         G:       Simulation         G:       Simulation Settings         @       Run Simulation	Messages:       # Areinings	Project name:     neorv32       Project location:     /home/frots/wsp/Wado_pro       Product family:     Zyng-7000       Project part:     Zyho 27:10 (xc7z010clg40       Top module name:     neorv32 test setup bootl       Target language:     YHDI,       Simulator language:     Mixed       Board Part     Display name:       Display name:     Zybo 27:10       Board part name:     /diglientinc.com:zybo-27:10;pc       URL:     https://diglient.com/reference	ojects/neorv32 00-1) oader art0:1.1 a/boards/board_files e/programmable-logic/zybo-z7/st	art					
<ul> <li>Generation Settings</li> <li>Generation Settings</li> <li>Generation Settings</li> <li>Generation Settings</li> <li>Synthesis</li> <li>Synthesis Settings</li> <li>Run Synthesis</li> </ul>	Source File Properties ? L <sup>*</sup> × Source File Properties ? L <sup>*</sup> × P - P 2 2 2 2 2	Board overview:         Zybb 27-10           Synthesis         Status:         Not started           Messages:         No errors or warnings         Part:           xc7z01oclg400-1         Strateqk         Vivado Synthesis Defaults	Implementation Status: No Messages: No Part: xc: Strateov: VM	It started 9 errors or warnings 72010cig400-1 vado Implementation Defaults					
👂 📄 Open Synthesized Design	Tcl Console			? – 🗆 🗳 ×					
Implementation     Gimplementation     Program and Debug     Gistream Settings     Gistream Settings     Gistream Settings     Gistream Settings     Gistream Paragementation     Program And Debug     Gistream Settings     Gistream Setting     Gistream Seting     Gistream Setting     Gistream Setting	WHDL Output written to : /home/fretz/vsp/viwado_projects/neorv32.srcs/sources_l/bd/riscv_wrapper/hdl/riscv_wrapper.vhd       ?								
	Type a Tcl command here								
	🔜 Tcl Console 🗋 Messages 🔤 Log 🗋 Reports 🕽 Design Runs								

• You should modify the following pins

٠

```
## RISC-V Reset
set_property -dict { PACKAGE_PIN K18 IOSTANDARD LVCMOS33 }
[get_ports { rst[0] }]; #IO_L12N_T1_MRCC_35 Sch=btn[0]
# RISC-V LEDs
set_property -dict { PACKAGE_PIN M14 IOSTANDARD LVCMOS33 }
[get_ports { led_boot[0] }]; #IO_L23P_T3_35 Sch=led[0]
##Pmod Header JC
set_property -dict { PACKAGE_PIN V15 IOSTANDARD LVCMOS33 }
[get_ports { uart_rxd }]; #IO_L10P_T1_34 Sch=JC1_P
set_property -dict { PACKAGE_PIN W15 IOSTANDARD LVCMOS33 }
[get_ports { uart_rxd }]; #IO_L10N_T1_34 Sch=JC1_N
```

• Save the XDC file and press the Generate Bitstream button. This will generate the bitstream after synthesis and implementation are successfully finished.



- · When the bitstream generation finishes, open to see the implemented design
- •



Click the Include bitstream and the OK button





# Board setup and run hello world software on the NEORV-32

• In order to get UART access on NEORV-32, we need to connect a USB/TTL UART external board on the PMOD header JC.





• In SDK, press: File New Application Project

Activitie	s 🔤 Xilinx SDK 🕶				Fe	eb 9 07:42							. •) U •
			ció		per wrapper	hw platform	0/system.hdf - )	Xilinx SD	ж				_ 0 6
	File Edit Navigate Search Broin	ct Dup Vilipy Tools W	adow Help			_	.,.,.						
	New		Application Project										
	Open File	ShireFAteria	SPM Project	6 🛷 🔻	🔶 🌾 🔶	▼ ⇔	~				Quick Access	B	😨 C/C++
	Close	CERTAIN	Board Support Package										
_	Close All	Shift+Ctrl+W	Project							- 0	🗄 Outlin 😫 搅 Docu	Make T	- 0
	Save		Source Folder	w platform	0 Hardwa	ro Distfor	n Enocificati				An outline is not availab	ole.	
	Save As		Folder	w_placioni	_o naruwa	re Flation	ii Specificaci	on					
	Save All		Source File										
• -	Revert		Header File										
-	Move		File from Template	g400-1									
-	Rename		Class	08:03:26 2023									
-	Refresh	F5	Other Ctrl+N										
	Convert Line Delimiters To	• `	Address Map for processor ps	7_cortexa9_[0-1]									
SDK	Print			Dese Adds	utab adda	6 Januar 1 //	11						
	Switch Workspace	•	cell	Base Addr		Stave I/r	Mem/Reg						
	Restart		ps7_mic_disc_0	0xe000a000	0xe000afff		REGISTER						
	Import		ps7_gpro_o	0xf8f00600	0xf8f0061f		REGISTER						
	Export		ps7_slcr_0	0xf8000000	0xf8000fff		REGISTER						
2	Properties	Alt+Enter	ps7_scuwdt_0	0xf8f00620	0xf8f006ff		REGISTER						
1 mm	<u>1</u> system.hdf [riscv_wrapper_wrap	per_h]	ps7_l2cachec_0	0xf8f02000	0xf8f02fff		REGISTER						
	Exit		ps7_scuc_0	0xf8f00000	0xf8f000fc		REGISTER						
			ps7_qspl_unear_0	0xFC000000	0xFCPTTTTT 0xFCPCD2FFF		DECISTED						
			ps7_piid_0	0xf8009000	0xf8009fff		REGISTER						
			ps7 afi 0	0xf8008000	0xf8008fff		REGISTER						
			ps7_qspi_0	0xe000d000	0xe000dfff		REGISTER						
			ps7_usb_0	0xe0002000	0xe0002fff		REGISTER						
			ps7_afi_3	0xf800b000	0xf800bfff		REGISTER						
			ps7_afi_2	0xf800a000	0xf800afff		REGISTER						
			ps7_globaltimer_0	0xF8F00200	0xf8f002ff		REGISTER						
			Overview										
	👛 Target Connections 😫	4 🤌 – 🗆	🖹 Problems 🛱 🧟 Tasks 😑 Co	nsole 🔲 Proper	ties 🕒 SDK To	erminal	⊽ □	•	📗 SDK Log 🛙			<b>B R</b>	
/	🕨 🦢 Hardware Server		0 items						07:41:20 INFO	: Registering command ha	dlers for SDK TCF se	rvices	
	Linux TCF Agent		Description		Resource	Path	Loca	tion	07:41:21 INF0	: Launching XSCT server:	xsct -n -interactive	/home/fret	z/wsp/vivad
	> QEMU TcfGdbClient								07:41:24 INFO	: Successfully done sett	ing XSCT server conne	ction chanr	el
									07:41:25 INF0	: Successfully done sett	ing SDK workspace	e/fretz/wer	wiyado pro
									07.41.25 1870	. Processing command cin	operon -nwspee /nom	c/11002/#3p	//////////////
••••													

• Type ps\_arm as the Project name and click on the next button

Activities 🖉 Xilinx SDK 🕶		Feb 9 07:44	4 🔹 🗘 🗸
		C/C++ - riscv_wrapper_wrapper_hw_platform_0/system.hdf - Xilinx SDK	
<u>E</u> ile <u>E</u> dit <u>N</u> avigate Se <u>a</u> rch <u>P</u> roject <u>R</u> un <u>X</u> ilinx Tools <u>W</u> ind	ow <u>H</u> elp	New Project 🛛	8
	× 🗈 🏙	Application Project	Quick Access
🕞 Project Explorer 🛿 📄 😫 🔻 🗢 🗈	🗟 system.hdf 🛿	Create a managed make application project.	🕒 🕒 📴 Outlin 🕱 🔁 Docu 🖲 Make T 📟 🗖
<ul> <li>Iso (mappe) wappe(mapping)</li> <li>Ipo7_init.gplc</li> <li>Ipo7_init.gplc</li> <li>Ipo7_init.gplc</li> <li>Ipo7_init.gplc</li> <li>Ipo7_init.trait</li> <li>Ipo7_</li></ul>	riscv, wrapper, v Design Information Target FPAA Device Part Created With Created With Created With Created With Created With Pa7, intc, dist, 0 pa7, jointc, dist, 0	I'rojectimine (projectimine)         Bus default location         Location: (/home/fretz/wsp/wado_projects/heorv32.ndk/)         Browse         Choose file system:         default *         OS Platform:         standalone         Target Hardware         Hardware Platform:         Hardware         Target Software         Language:         C C C++         Compiler:         32-bit *         Board Support Package:         O Create New (ps_arm_bsp         Use existing         *	
Target Connections 13	Problems 23 @ Ta Oitems Description	Issis Console Properties SDK Terminal	KLOR N Relistering command handlers for SNK TCF services 1:30 INFO : Registering command handlers for SNK TCF services 1:31 INFO : Launching XSCT server: skstinteractive /home/fretz/wsp/vivade 1:24 INFO : Successfully done setting SNK workspace 1:25 INFO : Successfully done setting SNK workspace 1:25 INFO : Processing command line option -hwspec /home/fretz/wsp/vivade_proj

Choose the simple Hello world example from the available code templates and click the Finish button

New Project		8			
Templates	_				
Create one of the available templates to generate a fully-functioning application project.					
Available Templates:					
Dhrystone Empty Application Hello World IwIP Echo Server Memory Tests OpenAMP echo-test OpenAMP matrix multiplication Demo					
Pack Next > Cancel F	inish				

- Right-click on the  ${\tt ps\_arm}$  application in the Project Explorer and click Build Project

Activitie	s 🔤 Xilinx SDK 👻		Feb 9 07:48	A • U -
-			C/C++ - ps_arm_bsp/system.mss - Xilinx SDK	_ 0 😣
	File Edit Navigate Search Project Run	Xilinx Tools Window Help		
	•		# D ■ 6 A ▼ \$> \$> \$> > \$	Quick Access
	🕒 Project Explorer 🛛 📄 😫 🔻	🗢 😐 🗎 🦙 system.hdf 🔒	ystem.mss 🛙 🗖 🗖	🗄 Outlin 🗱 📆 Docu 💿 Make T 📮 🗖
	Target Connections 12  Target Connections 12	New     Image: System.hdf     Image: System.hdf     Image: System.hdf     Image: System.hdf       Open in New Window     Copy     Ctrl+C       Open in New Window     Ctrl+C       Paste     Ctrl+C       Paste     Ctrl+C       Source     Image: System.hdf       Jimport     Expgrt       Build Project     Clean Project       Close Project     Close Unrelated Projects       Build Configurations     Image: System.hdf       Bun As     Debug As       Compare With     Compare With       Restore from Local History     C/Change Referenced BsP       Change Referenced BsP     Create Boot Image       Tgam     Alt-Enter       Oitems     Description	ystem.ms X  Support Package  Support Package  Lings Regenerate BSP Sources  Location  Support Package  Support	E Outlin II Docu MakeT C II In outline is not available.
			07:41:24 INFO : Successfully done setting 07:41:25 INFO : Successfully done setting 07:41:25 INFO : Processing command line o	XSCT server connection channel jSK workspace .ption -hwspec /home/fretz/wsp/vivado_proj
	l <sup>26</sup> ps_arm			

• Right-click on the ps\_arm application in Project Explorer and click Run As Run Configuration

Activitie	s 🖗 Xilinx SDK	<del>.</del>		Jun 6 14:56 🛛 33,1 °C	🕏 😪 en	- A (	) +🗍 100% ▾
				C/C++ - zynq_riscv_bsp/system.mss - Xilinx SDK			_ = ×
	File Edit Navig	ate Search Project Run Xil	linx Tools Wind	low Help			
	🛛	Quick Access	1	C/C++			
		r 🛛 🕞 🍇 🔻		Persustem hulf 🛛 Resustem miss 12	Se Outlin 🔉 🗊 Docu	Make T	
	▼ /# > neorv3250	C wrapper hw platform 0 (neor	rv32 v1.7.2 d1c8	zvna ricev hen Roard Support Packade	D oddan et E boca		
	R neorv3250	C_wrapper.bit			An outline is not availabl	е.	Ŷ
<b>e</b> :	ps7_init_c	pl.c pl.h		Modify this BSP's Settings Re-generate BSP Sources			
_	ps7_init.c			Target Information			
	g ps7_init.h	tml		This Board Support Package is compiled to run on the following target.			
	🛛 ps7_init.t	:1		Hardware Specification: /home/dag/wsp/lab/neorv32/vivado_prj_old/vivado_prj.sdk/neorv32SoC_wrapper_hw_platform_0/system.hdf Target Processor: ps7_cortexa9_0			
	system.hd	f for a standard to the state		Operating System			
		New	•	Board Support Package OS.			
SDK	-	Open in New Window		Name: standalone			
		Сору	Ctrl+C	Description: Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and			
		Paste	Ctrl+V	exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.			
9		Delete					
		Source	•	Peripheral Drivers			
		Move		Drivers present in the Board Support Package.			
	-	Rename	FZ	ps7_afi_0 generic <u>Documentation</u>			
		Export		ps7_afi_2 generic Documentation			
	-	Build Project		ps7_afi_3 generic Documentation			
		Clean Project		ps/_coresignt_comp_u coresigntps_coc bocumentation			
		Refresh	F5	ps7_ddr_0 generic <u>Documentation</u>			
		Close Project		ps7_dev_cfg_0 devcfg Documentation Import Examples			
		Close Unrelated Projects		ps7_dma_ns_dmaps Documentation Import Examples			
		Build Configurations	•	ps/_ama_s dmaps Documentation import Examples			
		Run As	+	1 Launch on Hardware (System Debugger)			
		Debug As	*	2 Start Performance Analysis			
	# Target Coppe	Compare With	*	3 Launch on Hardware (System Debugger on QEMU)		FD FD	
	- rangee conine	Replace with Destars from Local History					_
	Hardware	C/C++ Build Settings	_	2 LOGA CONTRACTOR	d for context APU		
		Ceperate Linker Script		cur suit console tyng riscvj (2000) (	'ps7_cortexa9_0' is se	lected.	
	. Zouno na c	Change Referenced BSP		make pre-build main-build 14:27:08 INFO : 'con' command is exec 14:27:08 INFO : 'XDB	uted. Script (After Launch)		
		Create Boot Image		a9-linaro-pre-build-step targets -set -nocase -filter {name =~ "	ARM*#0" && jtag_cable_n	ame =~ "Di	gilent Zybo
		Team	•	make: Nothing to be done for 'main-build'.			
		Properties	Alt+Enter	14:55:19 Build Finished (took 461ms) 14:27:08 TNEO - Launch script is evon	rted to file '/home/dag	/wsn/lah/w	enrv32/viver
				14.2.100 INFO . LOUNCH SCIEPE IS EXPO	. course of race / nonle/ day		
	😂 zvna riscv						

• Double-click on the TCF Xilinx C/C++ application (System Debugger)

Advities	The XIII N SDK +	Feb 9 07:58	A # 0 *			
<b>6</b>		Run Configurations	•			
	File Edit Navigate Search Project Run glinx fools	Create, manage, and run configurations				
	C • C • C • C • C • C • C • C • C • C •	Import Delog a program using System Delogger.         Import Delog a program using System Delogger on QEMU.         Import Delog a program Delogger on QEMU.         Import Delog a program Delogger on QEMU.         Import Delog and Delogger on QEMU.         Import Delogger on QEMU.         Import Delogger Delogg	Close Run			
	🖨 Target Connections 🗉 🥔 🦛	C 🗄 Problems 🕘 Tasks O Console # 🗇 Properties O SDK Terminal 🐡 🖸 📄 SDK Log #	14 16 · · · ·			
	<ul> <li>&gt; Bit Arrent</li> <li>&gt; Linux TCF Agent.</li> <li>&gt; QEMU triff-dbclient.</li> </ul>	Image: Notice to be done for 'main-build'.         07:54:36 DWO :         07:54:36 DWO :         10:54:36 DWO :	APU 1_0' is selected. Launch)			
	25 ps_arm					

• Select the Reset entire system, click on the Apply button and then on the Run button

Advitie	s 🕂 XilosSDK 🕈		1	feb 9 08:00						A 🔹	••
<b>6</b>			C/C++ - ps_arm_b	sp/system.mss - Xilinx 50	ĸ						• •
	File Edit Navigate Search Pro	ect Run gilinxTools Window Help		Real Configurations							
	C + 0 0 0 + 1	for the second second second second second		was conspirations					•	C C/C	C++
_	Project Explorer II	Create, manage, and run configurations Run or Dehuga a program using System Dehugaer.							Make 1	-	
<b>x1</b>	1 Mar and							-			
	B ps_arm_bsp	0 B X B > -	Name: System Debugg	er using Debug_ps_arm.elf	on Local						
	- @ riscv_wrapper_wrapper_hw_pb	type filter text	🛛 🐵 Target Setup	Application III Arguments	🕷 Environment 🖡 Symbol Files	Source & Path F	tap 🖾 Common				
_	g ps7_init_gpLh	Performance Analysis									
_	la ps7_init.c	Target Communication Framework Stilling C/C++ application (CDB)	Debug Type: Standa	ione Application Debug +							
-	ps7_init.html	5 Xilinx C/C++ application (System Debugger on QEMU)	Connection: Local	•	New						
SNK	of ps7_init.tcl	Lis Xilinx C/C++ application Bystem Debugger)     Lis System Debugger using Debug ps. arm eff on Local	Hardware Platform:	riscy wrapper wrapper h	w platform 0	•					
	is riscy_wrapper_wrapper.bit		Nintern File	dan orange orange b		- fourth	Brenze	damanta .			
_			Encloy Editor Print:	riscy_an appen_an append		perror	factoria-	Vere ave.			
60.1			Initialization File:	ps7_init.tel		Search	Browse				
			FPGA Device:	Auto Detect		Select					
			PS Device:	Auto Detect		Select					
			BReset entire syste	m Summary of operation	s to be performed						
			Program FPCA	Following operations 1. Resets entire system	will be performed before launchir n. Clears the FPGA fabric (PS).	ng the debugger.					
			Run ps7_init	2. Program FPGA fabr	ic (PL). Salice PS						
			and have been from	4. Runs ps7_post_con system reset or heart	fig. Enables level shifters from PL I power ONL	to PS. (Recommende	d to use this opti	on only after			
				5. All processors in the processors as specific	e system will be suspended, and A ed in the Applications tab.	applications will be do	writed to the	following			
				1) ps7_cortexa9_0[	home/fretz/wsp/vivado_projects	/neorv32/neorv32.sd	k/ps_arm/Debug	(ps_arm.elf)			
							Revert	Apply			
		Filter matched 6-of 13 items							-		
	Target Connections II	3					Close	Rut	8.6	-	•
	Hardware Server								ed.		
	QEMUT/GdbClient	CDT Build Console [ps. arm]			07:54:04 IM/0 07:54:04 IM/0	: 'con' command 3	s executed. -XSDB Script (	After Launch)			
		a9-linaro-pre-build-step			targets -set -n	ocase -filter (nam	e "Alterate"	66 jtag_cable_nam	e =- 10	igilent	2)80
		make: Nothing to be done for	main-build".			End of Script					
		07:54:50 Build Finished Ctook	988es)		07:54:04 DMF0	: Launch script i	s exported to	file '/home/fret	/wsp/vi	vado_pro	ojects
::::											

Once you program the FPGA you should see that the LD0 blinks (left side of the photo) after you press the reset button (right side of the photo). Also, the PGOOD and DONE leds should be ON. •



- Open a terminal and press cutecom
  Click on settings and configure as follows and then click on open



• In the input add the character a, press the reset button of NEORV32-V on the board and then press enter on cutecom



# Setup RISC-V compiler

### Skip these steps if you have the Fretz virtual machine.

- Open the Fretz VM and install cutecom, and the RISC-V compile flow
- In a terminal type, the following

```
$ sudo apt install cutecom -y
$ cd ~/wsp/Downloads/
$ wget https://github.com/stnolting/riscv-gcc-prebuilt/releases/download
/rv32i-2.0.0/riscv32-unknown-elf.gcc-10.2.0.rv32i.ilp32.newlib.tar.gz
```

Create a folder where you want to install the toolchain, for example /opt/riscv (you will need sudo rights to create this folder and copy data to it).

```
$ sudo mkdir /opt/riscv
```

Navigate to the download folder. Decompress your toolchain (replace TOOLCHAIN with your toolchain archive of choice). Again, you might have to use sudo if your target directory is protected.

```
$ sudo tar xzfv riscv32-unknown-elf.gcc-10.2.0.rv32i.ilp32.newlib.tar.
gz -C /opt/riscv/
```

Now add the toolchain's bin folder to your system's PATH environment variable (or add this line to your .bashrc if applicable):

\$ export PATH=\$PATH:/opt/riscv/bin

Test the toolchain:

```
$ riscv32-unknown-elf-gcc -v
```

# Continue from here: Compile your first hello world example!!!!

• Let's download some application examples. Open a terminal and type

```
cd ~/wsp/neorv32/sw/examples
make clean_all
make all
```

- On cutecome enter the character  $\mathbf{u}$  and press enter

```
CMD:> u
Awaiting neorv32_exe.bin...
```

• On cutecome click the send file button



```
CMD:> u
Awaiting neorv32_exe.bin... OK
```

• The executable is now in the instruction memory of the processor. To execute the program right now, run the "Execute" command by typing e in cutecome and press the Enter on your keyboard:

CuteCom - Default		- 0	8
Sessions Help			
Close Device: /dev/ttyUSB0		<u>S</u> ettin	igs
h			-
;mm';m'; Im			
k			
a			
e			
			-
Input: None   Char delay: 0 ms	Send file	Plain	•
s: Store to flash l: Load from flash x: Boot from flash (XIP) e: Execute CMD:> u Awaiting neorv32_exe.bin OK CMD:> e Booting from 0x0000000			
## ##	##		•
Clear Hex output Cogging to: /home/fretz/cutecom.log Device: /dev/ttyUSB0 Connection: 19200 @ 8-N-1			