NEORV32 RISC-V on Digilent Basys3

This tutorial will guide you through implementing the RISC-V "neorv32" processor on the Digilent Basys3 FPGA board.



You can find additional information for the NEORV-32 microarchitecture in the following links

- Datasheet] The NEORV32 RISC-V Processor
- [User Guide] The NEORV32 RISC-V Processor
- Chttps://github.com/stnolting/neorv32/tree/v1.11.0 Can't find link
- On eClass Τμήμα Πληροφορικής | Embedded Systems | Έγγραφα

Hardware implementation @

• Follow step 1 only if you are not using the provided VM

1. Download and unzip in a folder called neorv32

1 https://github.com/stnolting/neorv32/archive/refs/tags/v1.11.0.zip

Beautiful, we now have the source code for NEORV-32. Let's open Vivado to implement the processor

2. Open Vivado

For Linux

- 1 cd
- 2 cd wsp
- 3 mkdir -p vivado_projects
- 4 cd vivado_projects
- 5 source /opt/Xilinx/Vivado/2016.4/settings64.sh
- 6 vivado &

In MS Windows and the provided VM you open vivado by clinking the Vivado shortcut

3. Create a new project. Click from the Vivado menu File \rightarrow New project and click on the next button



• Type neorv32 as the project name

New Project	8
Project Name Enter a name for your project and specify a directory where the project data files will be stored.	
Project name: neorv32	8
Project location: /home/fretz/wsp/vivado_projects	
Project will be created at: /home/fretz/wsp/vivado_projects/neorv32	
? Einish Canc	el

• Choose the RTL project

 \blacksquare BE CAREFUL \rightarrow Unselect the do not specify sources at this time



- Choose as target language VHDL and click on the Add Directories button to add the VHDL source code of the NEORV-32
- Choose the Directory → neorv32/rtl/core/

Add Source Directories		8
Recent: 🔄 /home/fretz/wsp/vivado_projects 🛛 🔹 😰 🍐 🗙	2	Z S
Directory: //home/fretz/wsp/neorv32/rtl/core		
<pre> Cdrom dev dev etc fretz Dosktop Documents Doumloads snap Downloads snap O wsp</pre>		
Select	Ca	ancel

•

• Click on the Add Files button to add one more source code. Choose

neorv32/rtl/test_setups/neorv32_test_setup_bootloader.vhd and click on the OK button



• Tick the Scan and add RTL include files into the project, and finally click on the NEXT button

New Project					
Add Sources					
Specify HDL a to your projec	nd netlist files, or directories cont ct. Create a new source file on disl	aining HDL and 1 and add it to y	netlist files, to add our project. You can		
Index	Name	Library	HDL Source For		
1	core	xil defaultlib	Synthesis & Simulatio	n 👻 /hor	
- 🕐 2	neorv32_test_setup_bootloader.vl	nd xil_defaultlib	Synthesis & Simulatio	n 🔻 /hor	
↑ ↓					
•				•	
	Add Files Add Direc	tories <u>C</u>	reate File		
😡 Scan and add	3 RTL include files into project				
Copy <u>s</u> ources	into project				
☑ Add so <u>u</u> rces f	from subdirectories				
Target language	» VHDL 🔻 Simulator langua	ge: Mixed 💌	-		
?	<	Back Next :	> <u>E</u> inish	Cancel	

• Click next on the Add Existing IP (optional)

New Project	8
Add Existing IP (optional) Specify existing configurable IP, DSP composite, and Embedded sub-design files to add to your project.	4
Use Add Files or Add Directories buttons below	
Add Files Add Directories	
? Einish C	ancel

- Download Basys XDC file from **O** Basys-3-Master.xdc into neorv32\rtl\test_setups
- Click on the Add Files on the Add Constraints window and Press Next

🔥 Add Sources			×
Add or Create Constraints Specify or create constraint files for phy	sical and timing constraint to add to your project.		A .
Specify constraint set: 🔓 constrs_1 (activ	/e) 🔻		
🕂 Constraint File	Location		
- Basys-3-Master.xdc	C:\wsp\neorv32\rtl\test_setups		
↑ ↓			
Copy constraints files into project	Add Files Create File		
?		< <u>B</u> ack <u>N</u> ext > E	inish Cancel

Click on Boards and choose the Basys

Oefault Part Choose a defau	llt Xilinx part or board for you	ır project. This can	be changed la	ter.			
elect: 🚸 Parts Filter/Preview	Boards						
Vendor:	All 👻						
Display Name:	All 👻						
Board Peyr	Latert w						
board Rev.	Latest						
Re	set All Filters						
Search: Q-		~					
		-			1		
Display Name		Vendor	Board Rev	Part	I/O Pin Count	File Version	Block RAMs
Display Name Arty A7-100		Vendor digilentinc.com	Board Rev E.0	Part	I/O Pin Count 324	File Version	Block RAMs 135
Display Name Arty A7-100 Arty A7-35		Vendor digilentinc.com digilentinc.com	Board Rev E.0 E.0	Part xc7a100tcsg324-1 xc7a35ticsg324-1L	I/O Pin Count 324 324	File Version 1.1 1.1	Block RAMs 135 50
Display Name Arty A7-100 Arty A7-35 Arty Z7-10		Vendor digilentinc.com digilentinc.com digilentinc.com	Board Rev E.0 A.0	Part \$ xc7a100tcsg324-1 \$ xc7a35ticsg324-1L \$ xc7z010clg400-1	I/O Pin Count 324 324 400	File Version 1.1 1.1 1.1	Block RAMs 135 50 60
Display Name Arty A7-100 Arty A7-35 Arty Z7-10 Arty Z7-20		Vendor digilentinc.com digilentinc.com digilentinc.com digilentinc.com	Board Rev E.0 A.0 A.0	Part \$ xc7a100tcsg324-1 \$ xc7a35ticsg324-1L \$ xc7z010dg400-1 \$ xc7z020dg400-1	I/O Pin Count 324 324 400 400	File Version 1.1 1.1 1.1 1.1 1.1	Block RAMs 135 50 60 140
Display Name Arty A7-100 Arty A7-35 Arty Z7-10 Arty Z7-20 Arty		Vendor digilentinc.com digilentinc.com digilentinc.com digilentinc.com digilentinc.com	Board Rev E.0 A.0 A.0 C.0	Part \$\overline{constructions} 224-11 \$\overline{constructions} 224-11	I/O Pin Count 324 324 400 400 324	File Version 1.1 1.1 1.1 1.1 1.1 1.1 1.1	Block RAMs 135 50 60 140 50
Display Name Arty A7-100 Arty A7-35 Arty Z7-10 Arty Z7-20 Arty Z7-20 Arty Basys3		Vendor digilentinc.com digilentinc.com digilentinc.com digilentinc.com digilentinc.com	Board Rev E.0 A.0 A.0 C.0 C.0	Part xc7a100tcsg324-1 xc7a35ticsg324-1L xc7a35ticsg324-1L xc7z010dg400-1 xc7a35ticsg324-1L xc7a35tcsg324-1L	I/O Pin Count 324 324 400 400 324 236	File Version 1.1 1.1 1.1 1.1 1.1 1.1 1.1 1.	Block RAMs 135 50 60 140 50 50
Arty A7-100 Arty A7-35 Arty Z7-10 Arty Z7-20 Arty Z7-20 Arty Basys3 Cmod A7-15t		Vendor digilentinc.com digilentinc.com digilentinc.com digilentinc.com digilentinc.com digilentinc.com	Board Rev E.0 A.0 A.0 C.0 C.0 B.0	Part © xc7a100tcsg324-1 © xc7a35ticsg324-1 © xc7z010dg400-1 © xc7a202dg400-1 © xc7a35ticsg324-1 © xc7a35tcsg236-1 © xc7a15tcsg236-1	I/O Pin Count 324 324 400 400 324 236 236	File Version 1.1 1.1 1.1 1.1 1.1 1.1 1.2 1.2	Block RAMs 135 50 60 140 50 50 25
Display Name Arty A7-100 Arty A7-35 Arty Z7-10 Arty Z7-20 Arty Basys3 Cmod A7-15t Cmod A7-35t		Vendor digilentinc.com digilentinc.com digilentinc.com digilentinc.com digilentinc.com digilentinc.com	Board Rev E.0 E.0 A.0 A.0 C.0 C.0 B.0 B.0 B.0	Part xc7a100tcsg324-1 xc7a35ticsg324-1L xc7z010dg400-1 xc7a202dg400-1 xc7a35ticsg324-1L xc7a35tcsg324-1L xc7a35tcsg326-1 xc7a35tcg236-1 xc7a35tcg236-1	I/O Pin Count 324 324 400 324 236 236 236	File Version 1.1 1.1 1.1 1.1 1.1 1.1 1.2 1.2 1.2	Block RAMs 135 50 60 140 50 50 25 50
Display Name Arty A7-100 Arty A7-35 Arty Z7-10 Arty Z7-20 Arty Basys3 Cmod A7-15t Cmod A7-35t Cora Z7-075		Vendor digilentinc.com digilentinc.com digilentinc.com digilentinc.com digilentinc.com digilentinc.com digilentinc.com	Board Rev E.0 E.0 A.0 C.0 C.0 B.0 B.0 B.0 B.0	Part © xc7a100tcsg324-11 © xc7a35ticsg324-11 © xc7a35ticsg324-11 © xc7a35ticsg324-11 © xc7a35ticsg324-11 © xc7a35ticsg236-11 © xc7a35tcpg236-1 © xc7a007scdg400-1 © xc7a007scdg400-1	I/O Pin Count 324 324 400 324 236 236 236 236 400	File Version 1.1 1.1 1.1 1.1 1.1 1.2 1.2 1.2	Block RAMs RAMs 135 50 60 140 50 50 25 50 50 50 50 50 50 50 50 50 50 50 50 50
Display Name Arty A7-100 Arty A7-35 Arty 27-10 Arty 27-20 Arty Basys3 Cmod A7-15t Cmod A7-35t Cora 27-07S Cora 27-10		Vendor digilentinc.com digilentinc.com digilentinc.com digilentinc.com digilentinc.com digilentinc.com digilentinc.com digilentinc.com	Board Rev E.0 E.0 A.0 C.0 C.0 B.0 B.0 B.0 B.0 B.0 B.0 B.0	Part xc7a100tcsg324-1 xc7a35ticsg324-1L xc7c010dg400-1 xc7c020dg400-1 xc7a35ticsg324-1L xc7a35tcsg236-1 xc7a35tcpg236-1 xc7a35tcpg236-1 xc7a35tcpg236-1 xc7a010dg400-1 xc72010dg400-1	I/O Pin Count 324 400 400 324 235 236 236 400 400	File Version 1.1 1.1 1.1 1.1 1.1 1.2 1.2 1.2	Block RAMs 135 50 60 140 50 50 25 50 50 50 60
Display Name Arty A7-100 Arty A7-35 Arty 27-20 Arty 27-20 Arty 27-20 Arty 27-20 Cmod A7-15t Cmod A7-15t Cmod A7-15t Cora 27-07S Cora 27-10 Edypse 27		Vendor diglentinc.com diglentinc.com diglentinc.com diglentinc.com diglentinc.com diglentinc.com diglentinc.com diglentinc.com diglentinc.com	Board Rev E.0 E.0 A.0 C.0 C.0 B.0 B.0 B.0 B.0 B.0 B.0 B.0	Part xc7a100tcsg324-1 xc7a35ticsg324-1L xc7z010dg400-1 xc7z020dg400-1 xc7a35tcsg324-1L xc7a35tcsg236-1 xc7a35tcsg236-1 xc7a35tcsg236-1 xc7a07sdg400-1 xc7z007sdg400-1 xc7z020dg484-1	I/O Pin Count 324 324 400 400 324 225 236 236 236 400 400 484	File Version 1.1 1.1 1.1 1.1 1.2 1.2 1.2 1.1 1.1	Block RAMs 135 50 60 140 50 25 50 25 50 50 60 140
Display Name Arty A7-100 Arty A7-35 Arty 27-20 Arty 27-20 Arty Cmod A7-15t Cmod A7-15t Cora 27-07S Cora 27-10 Edypse 27 Nexys A7-100T Nexys A7-100T		Vendor digilentinc.com digilentinc.com digilentinc.com digilentinc.com digilentinc.com digilentinc.com digilentinc.com digilentinc.com digilentinc.com digilentinc.com	Board Rev E.0 A.0 C.0 C.0 B.0 B.0 B.0 B.0 B.0 B.0 B.0 D.0	Part © xc7a100tcsg324-1 © xc7a35ticsg324-1 © xc7a010dg400-1 © xc7a35ticsg324-1 © xc7a35ticsg324-1 © xc7a35ticsg324-1 © xc7a35ticsg236-1 © xc7a35ticsg236-1 © xc7a15ticg236-1 © xc7a007sdg400-1 © xc72010dg400-1 © xc72010dg400-1 © xc7a100tcsg324-1 © xc7a00tcsg324-1	I/O Pin Count 324 324 400 324 236 236 236 236 400 400 400 484 324	File Version 1.1 1.1 1.1 1.1 1.1 1.2 1.2 1.2	Block RAMs 135 50 60 140 50 25 50 50 50 60 140 135

• Finally, click on the Finish button

	New Project 🛛 😣
	New Project Summary
HLx Editions	() A new RTL project named 'neorv32' will be created.
	1 source file will be added.
	1 source directory will be added.
	$\underline{\mathbb{A}}$ No Configurable IP files will be added. Use Add Sources to add them later.
	①1 constraints file will be added.
	() The default part and product family for the new project: Default Board: Zybo Z7-10 Default Part: xc7z010clg400-1 Product: Zynq-7000 Family: Zynq-7000 Package: clg400 Speed Grade: -1
E XILINX ALL PROGRAMMABLE.	To create the project, click Finish
?	< Back Next > Kinish Cancel

• Select the Project Settings under the Project Manager

	neorv32 - [/home/fretz/	wsp/vivado_projects/neorv32/neorv32.xpr] - Vivado 2016	.4 _ o 😣			
File Edit Flow Tools Window La	yout View Help		Q+ Quick Access			
🚵 🛤 🕫 🏬 🎼 🗙 🕨 🎦 🖉	🗟 🐝 ∑ 🧔 🗠 Default Layout 💿 🖉 🚸 🍾 🕸		Ready			
Flow Navigator ? «	Project Manager - neorv32		? X			
🔍 🖾 🕸	Sources ? = 🗆 🕹 ×	Σ Project Summary ×	? 🗆 🖒 X			
Project Manager	Solution	X ≅ ⇔ ≥ ⊗ ∎ ■				
Privect Settings Add Sources Language Templates IP Catalog IP Integrator Create Block Design Create Block Design	Messages: 05.sattmps % Desp Stattmps 0.000 S	Project name: neov32 Project loadon: hone/fretz/wsp/Wrade_projects/hr Product family Zynq-700 (wtr2016dejs00.1) Project part: <u>Zynq-700 (wtr2016dejs00.1)</u> Top module name: <u>neov322 test setus bootloader</u> Target language: <u>Mixed</u>	an/32			
Generate Block Design		Board Part				
 Simulation Simulation Settings Run Simulation RTL Analysis 	Hierarchy Libraries Compile Order Source File Properties ? L [±] × ← ⇒ ⓑ k @ neorv32_bootloader_image.vhd	Display name: Zybo Z7-10 Board part name: diglientinc.com;zybo:47-10:part0:1.1 Repository path: /opt/Xilinx/Vvadu/2016.4/data/boards URL: https://diglient.com/reference/progra Board overview: Zybo Z7-10	rboard_files mmakie-logs:/zybo-s7/start			
6 Elaboration Settings	✓ Enabled	Synthesis	Implementation			
 Den Elaborated Design Synthesis Synthesis Settings Run Synthesis 	Location: /homefret2/wsp/wado_projects/neov/32 Type: VHDL = Uprany: neov/32 = 4 General Properties	Status: Not started Messages: No errors or warnings Part: xc7z010clg400-1 Strategy: <u>Vixado Synthesis Defaults</u>	Not started Messages: No errors or warnings Part: xe72010clg400-1 Strategy: Vinado Implementation Defaults			
Open Synthesized Design	Tcl Console		? _ 🗆 🕹 ×			
Implementation Implementation Settings Prun Implementation Implementation Implemented Design Program and Debug Gelistream Settings Seterrate Bitstream	 Hefe IIP Flow 19-1001 No user IP repositories (Neo. IIP Flow 19-2012 Auded Vised Propositi set_property lased_pard digilentinc.com.pdo-71 set_property lased_language WGL [corrent_prope dig_files_scan_for_includes (Anaex/TextXappone import_files_force import_files_force set_property default_lb neoriagl Loureent_property set_property default_lb neoriagl Loureent_property files force 	specifier my 'Yopt/Xilan.Yisedo/2016.4/data/ip'. 10.partol.l (current_project) ct] t/L/care /hees/fret/Asp/Noor/32/rtL/test_setups/me e /hees/fretz/Asp/Nownloads/digilent-adc-master/Zybe-Z7-H t]	orr32_test_setup_bootloader.vhd) boter.xdc			
Open Hardware Manager	Type a Tcl command here		•			
	🗏 Tcl Console 🔎 Messages 🗔 Log 🎴 Reports 🐌 D	esign Runs				
Configure synthesis, simulation, imple	mentation and IP related options					

• Rename the Default library xil_defaultlib with neorv32 and choose as top module name the neorv32_test_setup_bootloader. Close the Project Settings by pressing the Apply and OK buttons

🙏 Project Settings						\times
	General					
30	Name:	neorv32				
General	Project device:	📓 Basys3 (xc7a35tcp	g236-1)			
<u> </u>	Target language:	VHDL				•
Simulation	Default library:	neorv32				8
Elaboration	Top <u>m</u> odule name:	neorv32_cpu				8 -
>	A Select Top N	Nodule ×				
Synthesis	Select a top modu	ule from the list.	=Verilog 2001			
Implementation	neorv32_xbus neorv32_cpu_cp_ neorv32_test_set	bitmanip tup_bootloader]			1,000 🜩
Ditate am	neorv32_neoled					
	neorv32_bus_swit neorv32_bus_gat	tch eway				
ĪÞ	neorv32_xip					
?		OK Cancel		ж	Cancel	Apply

- Open the XDC file of the board to connect the NEORV32 ports to the appropriate pins of the FPGA.
- You should modify the following pins.

```
1 ## This file is a general .xdc for the Basys3 rev B board
2 ## To use it in a project:
3 ## - uncomment the lines corresponding to used pins
4 ## - rename the used ports (in each line, after get_ports) according to the top level signal names in the
project
5 # Clock signal
6 set_property -dict { PACKAGE_PIN W5 IOSTANDARD LVCMOS33 } [get_ports clk_i]
7 create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports clk_i]
8 ## Switches
9 set_property -dict { PACKAGE_PIN R2 IOSTANDARD LVCMOS33 } [get_ports {rstn_i}]
```

```
10 ## LEDs
11 set_property -dict { PACKAGE_PIN U16
                                          IOSTANDARD LVCMOS33 } [get_ports {gpio_o[0]}]
12 set_property -dict { PACKAGE_PIN E19
                                          IOSTANDARD LVCMOS33 } [get_ports {gpio_o[1]}]
13 set property -dict { PACKAGE PIN U19
                                          IOSTANDARD LVCMOS33 } [get ports {gpio o[2]}]
14 set_property -dict { PACKAGE_PIN V19
                                          IOSTANDARD LVCMOS33 } [get_ports {gpio_o[3]}]
15 set property -dict { PACKAGE_PIN W18 IOSTANDARD LVCMOS33 } [get_ports {gpio_o[4]}]
16 set property -dict { PACKAGE PIN U15
                                          IOSTANDARD LVCMOS33 } [get_ports {gpio_o[5]}]
17 set_property -dict { PACKAGE_PIN U14
                                          IOSTANDARD LVCMOS33 } [get_ports {gpio_o[6]}]
18 set property -dict { PACKAGE PIN V14 IOSTANDARD LVCMOS33 } [get ports {gpio o[7]}]
19 #USB-RS232 Interface
20 set_property -dict { PACKAGE_PIN B18 IOSTANDARD LVCMOS33 } [get_ports get_ports uart0_rxd_i]
21 set_property -dict { PACKAGE_PIN A18 IOSTANDARD LVCMOS33 } [get_ports uart0_txd_o]
22 ## Configuration options, can be used for all designs
23 set property CONFIG_VOLTAGE 3.3 [current_design]
24 set property CFGBVS VCC0 [current design]
25 ## SPI configuration mode options for QSPI boot, can be used for all designs
26 set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
27 set property BITSTREAM.CONFIG.CONFIGRATE 33 [current design]
```

28 set_property CONFIG_MODE SPIx4 [current_design]

Attention: The reset pin of the processor is connected to SW[15]. The reset pin is global reset, **low-active**, async, so the SW[15] should be on the ON position.

• Save the XDC file and press the Generate Bitstream button. This will generate the bitstream after synthesis and implementation are successfully finished.



• When the bitstream generation finishes, open to see the implemented design

Bitstream Generation Completed	\otimes
Bitstream Generation successfully completed. Next	
Open Implemented Design	
⊖ ⊻iew Reports	
○ Open <u>H</u> ardware Manager	
○ <u>G</u> enerate Memory Configuration File	
Don't show this dialog again	
OK Cancel	

Board setup and run Hello World software on the NEORV-32 @

• Open Hardware Manager and program the FPGA



- Once you program the FPGA you should see that the LD0 blinks (left side of the photo) after you press the reset button. Also, the DONE led should be ON.
- Open a terminal and press cutecom

• In windows use 🔗 HTerm

• Click on settings and configure as follows and then click on open



• For HTerm in MS windows, see below



Select None

Activitie					A 🖷 🙂
(1)					
•	fretz@ubuntu:~\$ cu	utecom			
×	setting current se MainWindow::MainWi	ession to: "Default" indow(QWidget*, const	QString&)	calculated height: 31	
• *-	fretz@ubuntu:~\$ cu	J+	CuteCon - Default	-	
	setting current se MainWindow::MainWi	Sgssions Help Clase Device: /dev/tty/USB0 -		Settings	
$\mathbf{\lambda}$	fretz@ubuntu:~\$ cu	1			
	setting current se	e in			
SDK	MainWindow::MainWi	i f		CR .	
	fretz@ubuntu:~\$ cu	J post		CR/LF Char delay: 0 ms Sgnd file Plain	
-	setting current se	9		Hex	
	<pre>MainWindow::MainWi</pre>	1.			
/					
		Clear Hex output Logging to: /home/fretz/cutecom	n.log		
		Dente: Take Gale, over grugdsb0 Connector: 19200 @ 8-9-1			
/					

• In the input, add the character a, press the reset button of NEORV32-V on the board and then press enter on cutecom.

Activities 🖾 CuteCom 🕶		Feb 9 09:36		A (0)
•				
fretz@ubuntu:~\$ cu	itecom			
setting current se	ssion to: "Default'			
MainWindow · · MainWi	ndow(OWidget* const	(Apring&)	calculated heigh	+• 31
fretz@ubuntu:~\$ cu	1+000m (QH14get) const	c (Stringa)	cateatacea hergh	
setting current se	Sessions Help	CuteCom - Default		2
MainWindow: MainWi	Close Device: /dev/ttyUSB0 *			Settings
frotz@ubuntu:-\$ cu				- ·
cotting current co				
SDK MainWindowy MainWi	lm k			
	3			÷ .
	Input: a		None Char delay: 0 ms Sgnd file	Plain •
MainWindow::MainWi	BLDP: (jm 21 2023 HAY: 0x0180600 CD: 0x00000000 CD: 0x00000000 Sd: 0x01801104 + 0x0000081 Sd: 0x01801104 + 0x0000081 HEH: 0x0000000 bytes @0x0000000 MEH: 0x0000000 bytes @0x0000000			Î.
	Autoboot in 8s. Press any key to abort. Aborted.			
	Available CMDs: h: Help r: Restart			
	u: Upload s: Store to flash			
	1: Load from flash x: Boot from flash (XIP) x: Forunte			
	CMD:>			
	Clear Hex output Logging to: /home/fretz/cub	ecom.log		

Continue from here: Compile your first hello world example!!!! &

· Let's download some application examples. Open a terminal and type

```
1 cd ~/wsp/neorv32/sw/example
```

```
2 make clean_all
```

- 3 make all
- On cutecome enter the character $\, u \,$ and press enter
- 1 CMD:> u
- 2 Awaiting neorv32_exe.bin...
- On cutecome click the send file button
- If everything goes fine, OK will appear in your terminal:
- 1 CMD:> u
- 2 Awaiting neorv32_exe.bin... OK
- The executable is now in the instruction memory of the processor. To execute the program right now, run the "Execute" command by typing e in cutecome and press the Enter on your keyboard:

CuteCom - Default					- 🗆 😣
Sessions Help					Cattions
h					Settings
"""					
lm k					
a U					
e					*
Input:	None *	Char delay:	0 ms 🗘	Send file	Plain *
s: Store to flash 1: Load from flash (LP) c: Execute CMD:> u Awaiting neor 32_exe.bin OK CMD:> e Booting from 0x00000000 ## ## ## ## ## ## ## ## ###########	## ### #### ## ## ## ## ## ## ## ## ## #	*****	****		•
Device: /dev/ttyUS80 Connection: 19200@8-N-1					