CDS206_Lab1: Fault injection in Xilinx FPGAs

Introduction

In this lab, we will explore how to implement a Design Under Test (DUT) on an FPGA and perform fault injection to evaluate its reliability.

Configuration memory fault injection is a technique used to test the fault tolerance of an FPGA design by injecting faults into the configuration memory of the FPGA. This can be achieved using specialized tools and techniques, such as laser fault injection or manipulating the bitstream of the FPGA.

Bitstream manipulation

In the old days, configuration memory fault injection was performed using a technique called "bitstream manipulation." Bitstream manipulation involves modifying the bitstream file that is used to configure the FPGA, to insert faults into the configuration memory. The modified bitstream file was then loaded onto the FPGA to simulate the effect of a fault in the configuration memory.

Here are the steps to perform configuration memory fault injection using bitstream manipulation in a Xilinx FPGA design under test:

- 1. Generate a golden bitstream file for the design that you want to test.
- 2. Modify the golden bitstream file to insert faults into the configuration memory. This can be done by flipping bits.
- 3. Load the modified bitstream file onto the FPGA.
- 4. Run the test cases and observe the behavior of the design. If the design is fault-tolerant, it should be able to detect and correct the injected faults and produce correct results.

It is important to note that configuration memory fault injection should be performed with caution, as it can potentially damage the FPGA and may violate the manufacturer's warranty. Experienced professionals should only perform it using specialized tools and equipment in a controlled and secure environment.

Dynamic Partial Reconfiguration (DPR)

Start-of-the-art Xilinx FPGAs support Dynamic Partial Reconfiguration (DPR) that allows a portion of the FPGA to be reconfigured at runtime while the rest of the FPGA remains operational. This feature can be used to perform fault injection of the DUT at runtime.

Fault injection using DPR involves intentionally inserting faults into a module of the FPGA DUT in order to test the system's fault tolerance. Here are the steps involved in creating fault injection using DPR:

- 1. Establish a JTAG connection to the FPGA to access the configuration memory.
- 2. Read the configuration frame corresponding to the module or circuit you want to test.
- 3. Modify the configuration frame by flipping a bit.
- 4. Write the modified configuration frame back to the configuration memory.
- 5. Observe the effect of the introduced faults on the DUT's operation.
- 6. If the DUT can tolerate the fault and continue operating correctly, the fault is considered tolerable. Otherwise, it is considered critical.

In this lab we insert faults via DPR.

Section 2: Impementation of the DUT

As a starting point, we will implement a 32-bit comparator and send/receive data via JTAG/BSCAN from

https://github.com/unipieslab/FREtZ, while injecting faults. Each time we inject a fault, and the DUT gives an erroneous result, we increase an error_counter. At the end of the experiment, we will count how many injected faults caused an error. This is called The Architectural Vulnerability Factor (AVF) of the DUT. AVF takes values in [0, 1]. The higher the AVF, the more vulnerable it is to SEUs.

The following figure shows the block design diagram of the DUT we will implement.



We will provide input data to the DUT and get the result via BSCAN. Xilinx BSCAN is a feature in Xilinx FPGAs that provides boundary scan testing capabilities. Boundary Scan or JTAG (Joint Test Action Group) is a standard for testing and debugging digital circuits that enables testing of individual pins or nets of a complex circuit board or device.

BSCAN stands for Boundary Scan Chain, which is a series of boundary scan cells that can be used to test and debug the FPGA. These cells allow engineers to perform non-intrusive testing, which means they can test the FPGA without altering its normal operation. BSCAN cells can also be used for device programming and for in-system programming of the FPGA.

Xilinx BSCAN provides a standardized interface for accessing the boundary scan cells in the FPGA, which enables compatibility with industry-standard boundary scan tools. This feature is particularly useful for testing and debugging complex designs with a large number of pins and for verifying connections between the FPGA and other components on the board.

Using boundary scan testing, engineers can apply test patterns to the circuit's inputs and observe the outputs to verify that the circuit is functioning correctly. However, this testing typically requires specialized tools and software and is not intended to be used as a general-purpose input-output interface for the circuit.

Let's start implementing the design.

Open a terminal

```
source /opt/Xilinx/Vivado/2016.4/settings64.sh
vivado &
```

Choose -->Create New Project

Vivado 2016.4	
le Flow Iools <u>W</u> indow <u>H</u> elp	Q- Quick Access
HLx Editions	
Quick Start	Recent Projects
Create New Project	neov32 /home#ints/wspJvvado_projects/neovv32
Tasks	
Manage IP Open Hardware Manager Xilinx Tcl Store	
Information Center	
Documentation and Toronais – Quick Take videos – Kelease Notes Onide	
Tel Concelo	
reconnect (financial) which was there are the analysis of extention design any and a target during for a new argins?	

	New Project	×
	Create a New Vivado Project	
VIVADO.	This wizard will guide you through the creation of a new project.	
HLx Editions	To create a Vivado project you will need to provide a name and a location for your project files. Next, you will specify the type of flow you'll be working with. Finally, you will specify you project sources and choose a default part.	r
	To continue, click Next.	
?	< Back	

Give the following project name and location names

	New Project 🛛 😣
Project Name Enter a name	e for your project and specify a directory where the project data files will be stored.
<u>P</u> roject name:	lab_1a
Project <u>l</u> ocation:	/home/fretz/wsp
🗹 Create projec	t subdirectory
Project will be cre	eated at: /home/fretz/wsp/lab_1a
?	< Back Night > Finish Cancel

🝌 New Project

Project Type Specify the type of project to create.	4
 <u>RTL Project</u> You will be able to add sources, create block designs in IP Integrator, gener implementation, design planning and analysis. <u>P</u> on ot specify sources at this time <u>Post-synthesis Project</u> You will be able to add sources, view device resources, run design analysis <u>Do not specify sources at this time</u> <u>J/O Planning Project</u> Do not specify design sources. You will be able to view part/package resour <u>Imported Project</u> Create a Vivado project from a Synplify, XST or ISE Project File. <u>Example Project</u> Create a new Vivado project from a predefined template. 	rate IP, run RTL analysis, synthesis, s, planning and implementation. rces.
? < <u>B</u> ack	<u>N</u> ext > <u>F</u> inish Cancel

Х

Choose the Zybo Z7-10 board.

New Project						
Default Part						
Choose a default Xilinx part or board for your pr	oject. This can b	e changed l	ater.			
Select Rests Reards						
A Filter/ Preview						
Ve <u>n</u> dor: All 👻						
Display <u>N</u> ame: All 🔹						
Poord Pove Latest =						
Reset All Filters						
Search: Q-	ิก					
				1		
Display Name	Vendor	Board Rev	Part	I/O Pin Count	File \	
📱 Arty Z7-10	digilentinc.com	A.0	🔷 xc7z010clg400-1	400	1.1 🔺	
📓 Arty Z7-20	digilentinc.com	A.0	🔷 xc7z020clg400-1	400	1.1	
🖉 Cora Z7-07S	digilentinc.com	B.0	xc7z007sclg400-1	400	1.1	
🦉 Cora Z7-10	digilentinc.com	B.0	🔷 xc7z010clg400-1	400	1.1	
🖉 Eclypse Z7	digilentinc.com	B.0	🔷 xc7z020clg484-1	484	1.1	
Zedboard	digilentinc.com	D.3	🔷 xc7z020clg484-1	484	1.1 🗐	
🖉 Zybo Z7-10	digilentinc.com	B.2	🔷 xc7z010clg400-1 🛛	400	1.1	
🖉 Zybo Z7-20	digilentinc.com	B.2	🔷 xc7z020clg400-1	400	1.1	
🖉 Zybo	digilentinc.com	B.4	🔷 xc7z010clg400-1	400	2.0	
📓 ZedBoard Zynq Evaluation and Development Kit	em.avnet.com	d	🔷 xc7z020clg484-1	484	1.3	
ZVN0-7 ZC702 Evaluation Board A	viliny com	1.0	🙈 vc7z020cla/84-1	181	12	
?		< Back	Next > Fin	nish Cr	ancel	

	New Project 🛛 😣
	New Project Summary
HLx Editions	① A new RTL project named 'lab_1' will be created.
	() The default part and product family for the new project: Default Board: Zybo Z7-10 Default Part: xc7z010clg400-1 Product: Zynq-7000 Family: Zynq-7000 Package: clg400 Speed Grade: -1
E XILINX ALL PROGRAMMABLE.	To create the project, click Finish
?	< <u>B</u> ack <u>N</u> ext > <u>Finish</u> Cancel

Add sources the sources of the comparator



	Add Sources 8
Add or Create Design Source Specify HDL and netlist files, o source file on disk and add it	r directories containing HDL and netlist files, to add to your project. Create a new o your project.
+ + +	Use Add Files, Add Directories or Create File buttons below
	Add Figs Add Directories Create File
 ☑ Scan and add RTL include file: ☑ Copy sources into project ☑ Add sources from subdirector 	into project es
?	─ <u>■</u> <u>■</u> _ <u>■</u> _
	Add Source Files
Look in: bscan compa compa bscan fretz wsp src labla srcs wsp srcs surces_1 new	Image: Second
File name:	
Files of type: Design Source Files (.vhd, vhdi, vhf, vhdp	vho, v, vf. verilog, vr, vg, vb, tf, vlog, vp, vm, veo, vh, h, svh, vhp, svhp, edn, edf, edif, ngc, sv, svp, bmm, mif, mem, elf, dcp, bd, wcfg)

Add Source Files	0
Look jn: 🥥 new	💽 🤌 🖉 🔌 🕲 🗷 😒
Look jn: imew bscan.vhd compare.vhd	Provide the second
	signal bscan_tck_c_b : std_logic; signal bscan_sel_c_b : std_logic;
File name: "bscan.vhd" "compare.vhd"	
Files of type: Design Source Files (.vhd, vhdl, vhf, vhdp, vho, v, vf, verilog, vr, vg, vb, tf, vlog, vp, vm, veo, vh, h, svh, vhp, svhp, edn, edf, edif, ngc, sv, svp, bm	nm, mif, mem, elf, dcp, bd, wcfg) 💽 💽 Сапсе!
Add or Create Design Sources Specify HDL and netlist files, or directories containing HDL and netlist files, to add to your project. Index Name Library Location 1 bscan.vhd xil_defaultlib /home/fret 2 compare.vhd xil_defaultlib /home/fret	project. Create a new
Add Files Add Directories Create File ✓ Scan and add RTL include files into project ✓ Copy sources into project ✓ Add sources from subdirectories	
? < <u>B</u> ack	Next > Einth Cancel

Create a block design (choose Create Block Design from the left side window of Vivado)

			lab_1a -	- [/home/fretz/wsp/lab_1a/lab_1a.xpr] - Vivado 2016.4			- ª 😣
Elle Edit Flow Tools Window La	wout ⊻lew Help 🏷 🛞 ∑ 🧔 🔚 Default La	yout 🔹 🗶 🔌 🟌 😫					C	Le Quick Access Ready
Flow Navigator ? «	Project Manager - lab_	la						? X
≪ ≝ ₽	Sources	? – 🗆 L ^a ×	Σ Project Sum	nmary ×				? 🗆 🖒 ×
Project Manager Project Manager Add Sources Carguage Templates File Catalog Printegrator Add Sources Carguage Templates File Catalog Printegrator Add Sources Concrete Block Design Open Elaborated Design Simulation Settings Generate Block Design Simulation Settings Generate Block Design Synthesis Generate Block Design Program and Debug Generate Block Generate Black Synthesire Manager	Hierarchy Libraries CC Properties Properties Select an of	ioral (bscan.vhd) ioral (compare.vhd) (2) mplie Order ? = • • • ×	Project settin Project Ioard Project Ioard Project Ioard Project Ioard Project Jane Project Jane Toge Module nan Tanget Ianguag Simulator Iangu Board Part Display name Board part An Display name Board part An Display name Board part Display name Display name Board part Display name Display n	ge lab_la lab_lab lab lab lab lab lab lab lab lab lab	1 ds/board_files rammable_fogic/sybcs7/start	Implementation Status: Messages: Part: Strategy: Incremental compile: Timing Power	Not started No error or warnings xr7x01clig0001 Wando implementation Defaults None Bun implementation to see timing results	
	Design Runs	Constraints Status constrs_1 Not starte constrs_1 Not starte ssages QLog @ Reports . Der	WNS TNS	WHS THS TPWS Total Pow	er Failed Routes LUT	FF BRAM UR	AM PCIe% Start Elapsed	? - D & X Woodo Synthesis Defaults Woodo Implementation Def
create and add an IP subsystem to th	ie project							
Please spe	cify name	Create Bloc	r k Des i	ign	8			
<u>D</u> esign nan	ne:	design_1			8			
Directory:		🗟 <local p<="" td="" to=""><td>Project:</td><td>></td><td>*</td><td></td><td></td><td></td></local>	Project:	>	*			
Specify sou	irce set:	🛅 Design Sou	urces		Ŧ			
?			(ок	Cancel			

Press right-click on the empty block design

		lab_1a - [/home/fretz/wsp/lab_1a/lab_1a.xpr] - Vivado 2016.4	_ @ 😣
File Edit Flow Tools Window La	avout View Help		Q- Quick Access
🗟 🖩 10 4 h h 🗙 🐶 🕨	* 6 % 2 6 E Default Layout * X & 1	(<u>)</u>	Ready
Elow Navigator 2 «	Block Design - design 1		· · · · · · · · · · · · · · · · · · ·
9. 7 🖻	Design 2 D I X		2 🗆 🖉 🕹
		ja Diagram x	100%
 Project Manager G Project Settings Ad Sources Canguage Templates F Catalog IP Integrator Generate Block Design Simulation Settings Run Simulation Settings Run Simulation RTL Analysis Generate Block Design Simulation Settings Run Simulation RTL Analysis G Synthesis Settings Synthesis Som Open Synthesized Design Mun Synthesis Design Mun Synthesis Settings Run Implementation Settings G Bistream settings G Settings Generate Btstream Run Implementation Settings Generate Btstream 	▲ design_1 ▲ Sources □ Design □ Signals ■ Board Properties ? _ □ □ ⊻ × ▲ Select an object to see properties	Image: Second secon	
	Tcl Console		? = 🗆 🗠 ×
	Create project lab la /hose/fretz/vsp/lab lab / INFO: [IP_Four J-324] Befreishing IP repositori INFO: [IP_Four J-324] No user IP repositories INFO: [IP_Four J-324] Loaded Vivalo IP repositories set property hoard part digilantine.com/phor set property labord part digilantine.com/phor set part digilantine.	art xr2020clg00-1 es specified inpy /optXilmr/Vivado/2016.4/data/ip'. -10part01.1 [current_project] (cu/vap/nrc/labl_a/arcs/sources_l/new/bacan.vhd /home/frotz/vap/arc/labl_s/nrcs/sources_l/new/compare.vhd) bl_a/arcs/sources_l/new/bacan.vhd /home/frotz/vap/src/labl_a/srcs/sources_l/new/compare.vhd) urces_l/bd/design_l/design_l.bd>	۵ ۲
	Type a Tcl command here		
	📑 Tcl Console 💭 Messages 🔯 Log 🗋 Reports 🗈	Design Runs	

Choose the Add Module



Add the sources of bscan module

	Add Module	8		
Select a mo	odule to add to the bloc	k design. 🗼		
Module type	e: RTL 🔻			
<u>S</u> earch:	2-			
bscan (b compare	scan.vhd)			
	(comparentia)			
⊠ <u>H</u> ide inc	ompatible modules			
?		OK Cancel		
File Edit Flow Tools Window La	wout View Help	lab_1a - [/home/fretz/wsp/lab_1a/lab_1a.xpr] -	Vivado 2016.4	_ 6 🛛 🗶
A state of the	kon	¢		Ready ? ×
Z Project Manager Broject Settings	Design ? - □ ∠ ×	2 ■ Diagram × 1 1 do design_1		? 🗆 🖒 X
3 Add Sources ♀ Language Templates IP Catalog		2 (2) (2) (2) (2) (2) (2) (2) (2) (2) (2		
IP Integrator Create Block Design		÷		
 Open Block Design Generate Block Design Simulation 				
Simulation Settings (ii) Run Simulation		and material ま	Properties Ctri+E Delete Copy Ctri+C React Copy Ctri+C Ctri+C	
 RTL Analysis Blaboration Settings Open Elaborated Design 			Search CutHF Search CutHF	
 Synthesis Synthesis Settings Run Synthesis 	👶 Sources 😫 Design 📟 Signals 📓 Board	G ²	Adt Module	
Open Synthesized Design Implementation G Implementation Settings Nun Implementation	Properties ? _ □ 2 ×		Create Hierarchy Create Comment Create Porter Port ctri+k Create Interface Port ctri+L Ø Regenerate Lugout. Steve as PDF File	
 Program and Debug Bitstream Settings Generate Bitstream Open Hardware Manager 	Select an object to see properties			
	Tcl Console	art xc72010clg400-1		? _ [] & ×
	Tcl Console Cereate_project lab la /home/fretz/vsp/lab_la -pi TiNFO: [IP-Flow 19-234] Refreshing IP repositories III - Flow 19-231] Loaded Vivado IP repositories est_property heard_part digilantin.cor/pbo-27 coreate_bd_design_iestgn_i errote :	art xc7z010c1g400-1 septified tory //prtXilinx/Wivado/2016.4/data/ip'. tory tory fetzyms/scr(lab1_s/srcs/sources_l/nev/bscan.vhd /home/f tz/scs/sources_l/nev/bscan.vhd /home/fetz/vep/src/lab1 urces_l/bd/design_l/design_l.bd=	retz/wsp/src/labl_a/srcs/sources_l/new/compare.vhd) _a/srcs/sources_l/new/compare.vhd)	? _ 0 & ×

Add the sources of the comparator module



Choose the output wires of the comparator and press right click Make external.



Make the following connections



System Net: compare_0_Res

Validate the correctness of your block design



If everything went well, you should get the following message

	Validate Design	×
1	Validation successful. There are no errors or critical warnings in this design.	
	ОК	

Now let's make a top wrapper for the block design. Choose the Sources -> See carefully the mouse cursor



Press right-click on the design_1.bd file and press Generate Output Products



Generate Output Products	×
The following output products will be generated.	
Preview	
Synthesis Options	
◯ <u>G</u> lobal	
Out of context per IP	
Out of context per <u>B</u> lock Design	
Run Settings	_
On local host: Number of jobs: 1	
○ On <u>r</u> emote hosts Configure <u>H</u> osts	
O U <u>s</u> e LSF: Con <u>f</u> igure LSF	
? Apply Genkate Cancel	

Press right-click on the design_1.bd file and press ${\tt Create\ HDL\ Wrapper...}$



Now let's add the constraints file (the file which specifies which I/O ports of the Z7 board the DUT will use) to the project sources. Click the Add Sources button on Vivado's left menu.



Add Sources
Add or Create Constraints Specify or create constraint files for physical and timing constraint to add to your project.
Specify constraint set: Constrs_1 (active)
Use Add Files or Create File buttons below
Create File Copy constraints files into project
? <a>Einish Cancel
Add Constraint Files
Look in: I constr I fetz V wp S res Constrs 1 I new I labl_a/srcs/sources_1/new V V V V V V V V V V V V V
File name: //nome/fretz/wsp/src/lab1_a/srcs/constrs_1/new
Hies of type: All Hies

	Add Constraint Files	8
Look in: 📁 😡 ne	W	
	de	Recent Directories
Constraints.A		home/fretz/wsp/src/lab1 a/srcs/sources 1/new
		File Preview
		<pre>bet_property BITSTREAM.SEU.ESSENTIALBITS yes [current_(^) set_property BITSTREAM.GENERAL.PERFRAMECRC YES [current set_property BITSTREAM.CONFIG.INITSIGNALSERROR DISABLE</pre>
		#create_pblock pblock_compare #add_cells_to_pblock_Tget_pblocks_pblock_compare] [get #resize_pblock [get_pblocks_pblock_compare] -add {SLICE #create_pblock_pblock_bscan #add_cells_to_pblock_Tget_pblocks_pblock_bscan] [get_ce #resize_pblock [get_pblocks_pblock_bscan] -add {SLICE_}
		##LEDs set_property -dict {PACKAGE_PIN M14 IOSTANDARD LVCMOS3: set_property -dict {PACKAGE_PIN M15 IOSTANDARD LVCMOS3: set_property -dict {PACKAGE_PIN G14 IOSTANDARD LVCMOS3:
		create_pblock pblock_compare add_cells_to_pblock_lget_pblockspblock_compare] [get_c resize_pblock lget_pblockspblock_compare] -add {SLICE_ create_pblock pblock_bscan add_cells_to_pblock_bscan resize_pblock [get_pblockspblock_bscan] -add {SLICE_XI
		₹}
File <u>n</u> ame:	constraints xdc	
Files of type:	All Files	
		Cancel
	Add or Create Constraints Specify or create constraint files for physical and timing constraint to add to your project.	 <!--</th-->
	Specify constraint set: active)	
	Constraint File Location Deconstraints vdc. (home/fretz/wsp/src/lab), a/srcs/constrs 1/new	
	Add Files Create File	
	Cogy constraints files into project	
	?	> Einish Cancel

After clicking the Finish button, you will see the constraints.xdc added to your source files.

		lab_1a - [/home/fretz/wsp/lab_1a/lab_1a.xpr] - Vivado 2016.4	- 🕫 🚨
Elle Edit Flow Tools Window Layout Vie	len Reb		Q+ Quick Access
😂 🗄 in 🕫 🗟 lb 🗙 🗣 🕨 🐿 🚱	🗞 🐒 💽 🥥 🔤 Default Layout 🛛 🔹 🛒 🕸 🐧		Ready
Flow Navigator 7 < Block I	k Design - design_1 *		7 ×
Q, I ≑ Source	1 D C X X	Distance V	2 0 8 X
Telen Naveger Telen N	Image: Structure Libraries Comple Order Image: Structure Libraries Comple Order <t< td=""><td>* Ofagram X A design_1</td><td>7 - 0 ×</td></t<>	* Ofagram X A design_1	7 - 0 ×

In order to perform fault injection, we need to make a few changes in the bitstream settings. Click on the bitstream settings (see the cursor in the following snapshot)

Activities	\lambda Vivado 🔻	A	Apr 25 14:41	A 🐠 🕛 🖛
-		lab_1a - [/home/fretz/wsp	p/lab_1a/lab_1a.xpr] - Vivado 2016.4	_ = 0 (8)
	Eile Edit Flow Tools Window La	ayout View Help		Qr Quick Access
	😂 in 🕫 🗎 🐘 🗙 🔈 🐮 🤇	🗞 🛞 🔽 🔯 🔚 Default Layout 💦 👻 💘 🍇 🎉		write_bitstream Complete
	Flow Navigator ? «	Project Manager - lab_1a		? X
	🔍 🛣 🛱	Sources ? = 🗆 🖻 ×	Σ Project Summary ×	? 🗆 🕑 🗡
	Project Manager		Project Settings	Edit A
× • • • •	 Project Settings Add Sources Language Templates IP Integrator Create Block Design Generate Block Design Generate Block Design Simulation Simulation Run Simulation RTL Analysis 	→ Design Sources (1) → ⊕ & design_l_wrapper.xhd)(1) → ⊕ & design_ldesign_lLesign_lbd)(1) → ⊕ & design_l_bcsn_0.4esign_l_bcsn_0.0 → ⊕ & design_l_compare_0.0	Project name lab_la Project location: //nome/fretZwep/lab_la Product family, Zynq.7000 Project part: Zyte Z7-10 (or:Z010clg400-1) Tog module mailer design(ss gj(://ybo.27/start
	🍪 Elaboration Settings		Synthesis	Implementation
Aug	b	Illerarchy IP Sources: Libraries: Compile Order Source Sile Properties Source Sile Properties ← → ⑤ ← → ⑥ ← → ⑥ ← → ⑥ ← → ⑥ ← → ⑥ ← → ⑥ ← → ⑥ ← → ⑥ ← → ⑥ ← → ⑥ ← → ◎ ← → ◎ ← → ◎ ← → ◎ ← → ◎ ← → ○ ← → ○ ← → ○ ← → ○ ← → ○ ↓ □ ↓ □ ↓ □ ↓ □ ↓ □ ↓ □ ↓ □ ↓ □ ↓ □ □ ↓ □ □ ↓ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ <td< th=""><th>Status: ✓ Complete Message: 0 2_warnings Active run: yorth 1 Part: wc72010clq400-1. Strategy: <u>Vivado Synthesis Defaults</u> DRC Violations Summary: 0 1 warning</th><th>Status: Complete Messages: Auxoninas Active run: Imp[] Part: wc720.0clq400-1 Srategy. Vaado Implementation Defaults Incremental comple: None Summary Route Status Timing Vorst Negative Slick (WMS). NA</th></td<>	Status: ✓ Complete Message: 0 2_warnings Active run: yorth 1 Part: wc72010clq400-1. Strategy: <u>Vivado Synthesis Defaults</u> DRC Violations Summary: 0 1 warning	Status: Complete Messages: Auxoninas Active run: Imp[] Part: wc720.0clq400-1 Srategy. Vaado Implementation Defaults Incremental comple: None Summary Route Status Timing Vorst Negative Slick (WMS). NA
	 Program and Debug Bitstream settings Generate Statream Open Hardware Manager 	Size: 0.4 KB Modified: Monday 05/09/22 01:21:22 AM Copied to: <project directorys-fiab_1a.srcs="" imports="" new<br="" sources_l="">Copied from: homenfretz/wsp/src/lab_a/srcs/sources_l/new/compare.vhd Copied on: Monday 05/09/22 01:21:22 AM Read-only: No Foresthet No</project>	Implemented DRC Report	Total Negative Slack (TNS): NA Number of Falling Endpoints: NA Total Number of Endpoints: NA Implemented Timing Report Setup Hold Pulse Width
		General Properties	ormzarron - Fost-Implementation	Tatal On Chin Dower: 0.122 W
		Design Runs Design Runs Design Runs Constraints Status	WMS TNS WHS THS TPWS Total Power Failed Rc	Total On-Chip Power: 0.122 W Image: Chip Chip Chip Chip Chip Chip Chip Chip
:::		📱 Tcl Console 💭 Messages 🔤 Log 🗋 Reports 🐌 Design Runs		٩
	Open Bitstream settings to change bi	tstream file format settings		

Tick the ${\tt mask}\ {\tt file}\ {\tt and}\ {\tt logic_location_file} flags and press apply$

	Project Settings	8
	Bitstream	
3	(i) Note: Additional bitstream settings will	be available once you open an implemented
<u>G</u> eneral	Write Bitstream (write bitstream)	
	tcl.pre	
Cimulation	tcl.post	
Simulation	-raw_bitfile	
	-mask_file	
Elaboration	-no_binary_bitfile	
	-bin_file	
	-readback_file	
Synthesis	-logic_location_file	\checkmark
Synchesis	-verbose	
	More Options	
Implementation Bitstream	-mask_file Generate Mask File. The mask file is used t should be compared to readback data for v	to determine which bits in the bitstream verification purposes.
?		OK Cancel Apply

We are ready to implement the design! Click the ${\tt Run \ implementation \ button}$

		lab_1a - [/home/fretz/wsp/lab_1a/lab_1a.xpr] - Vivado 2016.4	_ # <mark>8</mark>
Elle Edit Flow Tools Window La	yout View Help • 🐄 🚳 💥 ∑ 😼 🕾 Default Layout 🔹 🔹 🗶 🍕)	Q- Quick Access
Flow Navigator ? «	Block Design - design_1 *		? >
Project Manager	Sources ? = 1 년 ^ 오. 또 후 🖻 정 🗎 🖭	Image: Second	7 L 2 ×
Bernolet Settings Add Sources Project Settings Add Sources Program Create Block Design Sopen Block Design Sopen Block Design Somulation Simulation Run Simulation RUL Analysis Gelaboration Settings Jopen Synthesis Synthesis Munopermentation Sopen Synthesis Munopermentation Sopen Implementation Sopen Implementation	Add design 1 wrapper - STRUCTURE (design 1, wr Gonstraints ()) Gonstraints () Gonstraints design 1, wr Gonstraints design 1, wr	compare_0 bscan_0 (a) (b) (c) (c) (c) (c) (c) (c) (c) (c) (c) (c	0) Res[2:0]
	Concel on Endew BANGA22.0.2.7.44 AM General Properties General Properties General Properties General Properties General Properties General Properties General Status Concellence General Concellence General Status Concellence General Statu	la/lab_la.runs/design_l_bscan_0_0_synth_l/runse.log _la/lab_la.runs/design_l_compare_0_synth_l/runse.log _la/lab_la.runs/design_l_design_l/design_l.bdl -directory /home/fretz/vsp/lab_la/lab_la.ip_user hab_la/lab_la.arcs/sources_l/bd/design_l/design_l.bdl -top tr/sources/taburces_l/bd/design_l/design_l.bdl tr/sources/taburces_l/bd/design_l/design_l.bdl tr/sources/taburces_l/bd/design_l/design_l.bdl tr/sources/taburces_l/bd/design_l/design_l.bdl true_flet_inter_sources_l/bd/design_l/design_l.bdl true_flet_inter_sources_l/bd/design_l/design_l.bdl true_flet_inter_sources_l/bd/design_l/	? _ □ @ × [s] _files/sim_scripts -ip_user_files_dir /home/fretz/wsp/lat
	I Tcl Console O Messages C Log A Reports D	esign Runs) (
Launch the	Launch selected synthesis or ir	n Runs 😣	
Launch <u>d</u> ire Options	ctory: 🔂 <default laur<="" td=""><td>nch Directory></td><td></td></default>	nch Directory>	
⊚ <u>L</u> aur	ich runs on local host:	Number of jobs: 1	
🔾 Laur	ich <u>r</u> uns on remote host	s Configure <u>H</u> osts	
🔾 Laur	ich run <u>s</u> usin g LSF	Configure LSF	
⊖ <u>G</u> ene	erate scripts only		
🗆 D <u>o</u> n't sh	ow this dialog again	Cancel	

When the design is implemented, open it to see where the DUT is placed in the FPGA



This is achieved via floorplanning. Floorplanning is a stage in the physical design process of an integrated circuit (IC) or Field-Programmable Gate Array (FPGA) that involves assigning and positioning the various functional blocks or components of the design on the chip or FPGA die.

Xilinx floorplanning is a feature in the Xilinx ISE or Vivado design tools that allows designers to define the physical layout of the FPGA design, including placement of components, routing of signals, and optimization of timing and power.

In Xilinx floorplanning, designers use a graphical interface to specify the location and placement of the various components and subblocks within the FPGA. They can also use floorplanning tools to optimize the physical design for performance, power consumption, and area usage.

Floorplanning can significantly impact the overall performance and efficiency of an FPGA design. By carefully arranging the components and sub-blocks on the FPGA die, designers can reduce signal delays, minimize power consumption, and improve overall system performance.

Xilinx floorplanning also allows designers to perform advanced functions such as pin placement, placement constraints, physical design rule checking, and power optimization. These features enable designers to optimize their FPGA designs for specific applications and requirements.

See that the COMPARATOR has been implemented in the pink rectangular area shown below. There is also a small ping rectangular area for BSCAN module. We do this in order to inject faults only in the DUT, which is the COMPARATOR. The BSCAN is our test vehicle, and we need to keep it fault-free during our experiments in order to get proper results.



Now we are ready to generate the bitstream of the design. Click the Generate Bitstreambutton

		lab_1a - [/home/fretz/wsp/lab_1a/lab_1a.xpr] - Vivado 2016.4	- • 🧯		
le Let Pjov Tools Writer Layout Yew Help Let N W 🗟 🐘 X 使 🐌 ト 🕄 🛱 🖉 🕲 🕲 😵 🐒 🖗 🔟 Default Layout 🔹 X 条 🔪 彩 inspersentiation Complete					
Flow Navigator ? <	Implemented Design xc7z000clg4001 (active)	X Warran and Andrew Branning and	20		
Project Manager		Z freject Summary X @ Device X C constraints.xdc X	100		
Project Settings Add Sources	0-0 Nots (5) 0-0 Leaf Cells (3)				
Language Templates P Catalog	<pre></pre>				
· IP Integrator	U0 (design_1_bscan_0_0)scan) U0 (design_1_compare_0_0) de in Nets (1)				
Create Block Design	U0 (design_1_compare_0_0_compare) Aves (3)				
 Simulation 	J Rest 26 carry 2 GND 1 J Rest carry 1 VCC 1				
 Simulation Settings Run Simulation 	Gent Cells (1) Gent Cel				
RTL Analysis	- Pest_carry_1_VCC (VCC)				
> 😫 Open Elaborated Design					
 Synthesis Synthesis Settings 					
 Run Synthesis Open Synthesized Design 	A Sources A Netlist Net Properties 7 - 0 v ²				
Implementation	← → 10 carry 2 GND 1				
Run Implementation Munimentation	Name design_1_Vcompare_0/U0/Res0_10_co				
Constraints Woard Edit Timing Constraints	Route status: Fully routed				
Report Timing Summary Report Clock Networks	Flat cell pin count: 2 Number of ports 1				
Report Clock Interaction	Number of drivers 1 Number of pipe 13				
Report CRC Report Noise	General Properties Connectivity Power Alases C 4				
Report Utilization Feport Power	Trining - Trining Summary - impl_1	Terror Sumary	7 - 0 et ×		
Program and Debug	This is a saved report * Setup	Hold Pulse Width			
Generate Bitstream		H Negative Slack (INS): NA Ward Hold Slack (IHS): NA Ward Fulse width Slack (IMWS): NA all Negative Slack (INS): NA Total Hold Slack (IHS): NA Total Pulse width Negative Slack (IMWS): NA			
Open Harbware Manager	User Ignored Paths Tol	nder of samg Endports inv number of Falling Endports inv number of Samg Endports inv al Number of Endports NA Total Number of Endports NA Total Number of Endports NA			
	There	are no user specified timing constraints.			
	Toning Summary - Impl 1	ackage Pins & Design Runs @ Power @ Timing © Hethodology @ DRC			
Generate a programming file after ing	plementation				
	Launc	h Runs 🙁			
Launch the	selected synthesis or i	mplementation runs.			
		P++			
Launch <u>d</u> ire	ctory: 💿 <default lau<="" td=""><td>nch Directory></td><td></td></default>	nch Directory>			
Options					
) <u>L</u> aun	ch runs on local host:	Number of jobs: 1			
🔾 Laun	ch <u>r</u> uns on remote hos	ts Configure <u>H</u> osts			
Olaun	ch rune using LSE				
O Ladin	chinan <u>s</u> asing con				
() <u>G</u> ene	erate scripts only				
🗌 D <u>o</u> n't sh	ow this dialog again				

Section 3: Developing the algorithm to inject faults into the DUT with FRETZ

We will use https://github.com/unipieslab/FREtZ (https://osda.gitlab.io/19/3.2.pdf) to inject faults into the FPGA.

FREtZ provides a rich set of high-level Python APIs and application examples to readback, verify and manipulate the bitstream and the device state of all AMD 7-series and UltraScale/UltraScale+ MPSoC/FPGAs. Specifically, FREtZ increases the productivity of performing fault-injection

and radiation experiments by hiding low-level Vivado TCL/JTAG commands that are executed behind the scenes to access the PS and PL memories of the target device.

1) Open a terminal

```
cd wsp/sysyfos-fretz-host-sw/
source env/bin/activate
code .
```

Click the Open Workspace



FREtZ has many classes and methods, but a user must describe the fault injection procedure in the Python file UI/UserApplication.py. Feel free to check the current fault injection scenario described in the UI/UserApplication.py

In the following, we provide basic functions to perform fault injection:

```
def ConfigureDevice(self, bitstreamFileName : str) -> ExecutionStatus:
    """Sends a command to configure the FPGA
    :param bitstreamFileName: The filename of the bitstream which
will be used for device configuration
    :type bitstreamFileName: str
    :return: The status of the execution process
    :rtype: ExecutionStatus
    """
@staticmethod
```

```
def FindNonMaskedSensitiveBits(ebdFrames : List[EbdFrame],
mskFrames : List[Frame]) -> List[tuple]:
     """Finds all the sensitive bits which are non-masked
     :param ebdFrames: The design EBD frames
     :type ebdFrames: List[EbdFrame]
     :param mskFrames: The design mask frames
     :type mskFrames: List[Frame]
     :return: A list of tuples where each tuple consists of:
     +-----
+----+
      | Index | Name
Description
0 frameIndex
                            The index in the provided
list where the item resides
                          +----
+-----+
     | 1 | bitIndex | The bit index (which is
sensitive and non-masked) in the frame
     +----+
     2 | frame address value | The frame
address
     +-----+
     .. note:: The method could return an empty list
     :rtype: List[tuple]
     . . .
def ReadFrame(self, address : int, framesToRead : int) -> List[Frame]:
     """Reads frames from the remote device
     :param address: The starting address of the frame read process
     :type address: int
     :param framesToRead: The number of frames to read
     :type framesToRead: int
     :return: The frames read from the remote device.
     :rtype: List[Frame]
      . . .
def BitFlip(self, bitPosition : int, word = None):
     """Flips a bit in the frame content given the bit position and
the word
      :param bitPosition: The bit position which will be flipped
     :type bitPosition: int
      :param word: The word where the bit resides. If this parameter
```

```
is None then bitPosition is related to the length of the frame,
defaults to None
        :type word: int, optional
        Example 1: bitflip at bit position 2100 -> frame.BitFlip(2100)
        Example 2: bitflip at word 20 and bit 17 -> frame.BitFlip(17,
20)
        . . .
def WriteFrame(self, frames : List[Frame]) -> ExecutionStatus:
        """Writes a list of frames
        :param frames: The frames to be written
        :type frames: List[Frame]
        :return: The execution status of the command
        :rtype: ExecutionStatus
        .....
def WriteBscanRegister(self, address : int, value : int) ->
ExecutionStatus:
    """Writes a BSCAN register
    :param address: The address of the BSCAN register
    :type address: int
    :param value: The value to be written
    :type value: int
    :return: The status of the execution process
    :rtyp
def ReadBscanRegister(self, address : int) -> int:
        """Reads a BSCAN register
        :param address: The address of the BSCAN register to read
        :type address: int
        :return: The value of the BSCAN register
        :rtype: int
        . . .
```

To run FREtZ, please select fretz.pythat is located in the root directory of FREtZ, and select Run Without Debubbing.



The GUI of FREtZ will pop up. Initially, we need to create and set up a FREtZ project, as shown below:

Activities	# fretz.py •	Apr25 1233 Å	• · · ·
<u></u>		FREIZ	
- v	Re Brolect Mindow Refs		
	O II		
	la Close		
->	pa		
•			
4			
/			
0			
• 🔀			
L	g window		0.8
	1682451153.03059159832 (Vol.0.1)		
			•
	0.0.1 DECOMPTER N/A		

Activities	i III fretz.py	•		Apr 25 12:33	A 4 0 -
-				FREEZ	
•	Elle Project y	gindow Help			
	16 16	8 O !i			
	н	New project	2.8		
<u>_</u>	Project name:				
\sim	Project path:		■ Sele¥-		
•	FPGA device:	ж:72010 +			
2	IP address:	127.0.0.1 TCP port	: 7000 0		
-	🗆 Use Vivado		It Select		
• 🖊	File parsing				
	Logic Local	tion (LL) parsing			
•@			Cancel Create		
-	_				
-					
	Log window				0.8
	1682451153.030	191-FREEZ (VO.0.1)			
					-
	V0.0.1 Disco	Meched N/A			

The project directory name that we specified is lab_la.fretz.

When you specify the following settings please press the Create button

	New project	?×
Project name:	lab_1a.fretz	
Project path:	/home/fretz/wsp/lab_1a	E Select
FPGA device:	XC7Z010 -	
IP address:	127.0.0.1 TCP port: 7000 🗘	
✓ Use Vivado File parsing	/opt/Xilinx/Vivado/2016.4/bin	Select
 Frames particular Logic Loca 	rsing tion (LL) parsing	
	Cancel	Create

The following window will pop up.

<u>F</u> ile <u>P</u> roject <u>W</u> indow <u>H</u> elp	
Load project 🛛 😣	
The project files are missing or they are invalid! Please add the required design files (*.bit, *.ebd, *.ebc, *.msk, *.ll) in to the project folder (/home/fretz/wsp/lab_1a/ lab_1a.fretz) and reload it	
IP address: 127.0.0.1 TCP port: 7000 ♀ ✓ Use Vivado /opt/Xilinx/Vivado/2016.4/bin ► Select	
File parsing	

1 It instructs you to copy the following files:

- BITSTREAM (.bin): <vivado_project_name>.bin
- MASK FILE (.msk): <vivado_project_name>.msk
- DEVICE READBACK BITS (.ebc): <vivado_project_name>.ebc
- ESSENTIAL BITS FILE MASK (.ebd): <vivado_project_name>.ebd
- LOGIC ALLOCATION FILE(.II): <vivado_project_name>.II

Xilinx 4—7 Series devices allow users to read the configuration memory. There are two readback modes: Readback Verify (RbV) and Readback Capture (RbC). The RbV and RbC procedure outputs a readback configuration bit file of a device (.ebc) file.

The configuration bits of the device (.ebc) can be classified as essential (.ebd) and critical bits, as shown in the following figure.



The essential bits can potentially cause an error on the DUT when corrupted. We try to identify which essential bits will cause the error with fault injection experiments. These are called critical bits.

As mentioned, the Architectural Vulnerability Factor (AVF) is a popular reliability metric that shows how sensitive a DUT is to soft errors. In other words, it shows the portion of faults that lead to an output error.

AVF=output errors/total injected faults.

The AVF of an FPGA circuit depends on many factors, such as the circuit's architecture, how the circuit is placed and routed onto the FPGA, and the architecture of the FPGA itself.

In this lab, we inject a fault into the comparator and check if the fault leads to an error, as shown below:



BIT file

A binary file that contains proprietary header information as well as configuration data.

MASK file

A mask of the bit file that indicates which bits are not dynamic, i.e., do not change during circuit operation

EBC file

The EBC file is a reference file containing the FPGA's memory cell content. This is the same content read back by the Vivado hardware manager. It is important to note that this file is not the same as the bitstream used to program the part.

EBD file

The EBD file is used to mask the EBC file meaning that a 1 in the EBD file corresponds to an essential bit in the EBC file. An EBC file bit of 1 or 0 can be essential or critical depending on if there is a corresponding 1 in the EBD file for this bit.

LL file

With RbC mode, one can check the state of registers in a circuit since RbC mode allows the state of the CLB configuration memory cells to be read. This can be done by issuing a GCAPTURE command to the configuration access port of the FPGA so as to sample all CLB register values into configuration memory cells. These values can then be read back along with the configuration frame containing the status of user memory elements (e.g., registers). However, designers must know the frame address and configuration bit offset of the SRAM cell corresponding to the desired register output of the DUT. These parameters are given in the logic allocation (*.II) file, which is automatically generated by the Xilinx ISE /Vivado design tools. The logic allocation file includes four fields, namely a bit offset, a frame address, a frame offset, and information for each configured resource, as depicted in Fig. 5. In the following, we provide an example where the registers corresponding to the voter status of a TMR component are determined from the information fields that then allow the frame addresses and frame offsets to be extracted:

```
<bit offset> <frame addr> <offset> <Information>
Bit 19488835 0x0042021f 3107 Block=SLICE_X3Y48 Latch=AQ Net=voters[6]
/status_bits[1]
```

READMORE in https://support.xilinx.com/s/article/14468?language=en_US

OK, now that we know what all these files mean, let's copy them from the Vivado project to the Fretz project folder in order to perform the fault injection.

Open terminal

```
cd ~/wsp/lab_la/lab_la.fretz/
cp ../lab_la.runs/impl_1/*.ll ../lab_la.runs/impl_1/*.bit ./
cp ../lab_la.runs/impl_1/*.ebd ../lab_la.runs/impl_1/*.ebc ./
cp ../lab_la.runs/impl_1/*.msk ./
cp ../../src/labl_a/srcs/fretz_1/frames.txt ./
```

Then close the pop-up window:

Activities	fretz.py =			Apr 25 12:45		
6						
		Load project				
	The project file Please add the	s are missing or they are invalid: required design files (".bit, ".ebd, ".ebc,			vivado projects/	
×1	lab_ta.fretz) a	the project folder (mome/metz/wsp/lab_1a) id reload it			*1************************************	
	_	Q ox		c	/	
	Documents			5W)		
$\mathbf{\lambda}$	Downloads			SW,	/	
	S. Trash			LS	- baat an and a surdraway	
• 🖊	d C 🗈 Male			го	s-host-sw.code-workspace	
0	Pictures			LS	-la	
9	tc 🗅 videos					
	d r 🗅 wep			20		
	dr + Other Location			16		
	dr			22	doc	
۱ (d r		"frames.txt	"selected (720 bytes) 25	env	
(drwxrwxr	-x 8 fretz fr	etz 4096 May	9 2022	.git	
	- rw- rw- r	1 fretz fr	etz 242 Mav	6 2022	.gitignore	
	- rw- rw- r	1 fretz fr	etz 35149 Mav	6 2022	LICENSE.md	
	- rw- rw- r	1 fretz fr	etz 4144 Anr	25 12:25	README md	
	drwyrwyr	-y 14 fretz fr	etz 4096 Mav	9 2022	src	
		-1 frotz fr	otz	6 2022	sysyfos-bost-sw code-workspa	C O
/	frotz@ub		vfoc frotz ho	ct_cut_rm	sysylus-nust-sw.code-workspa	ce
	fretzeub	uncu:~/wsp/sys	ylos-fretz-no	SL-SW\$ III	-II .git	
	rretz@ub	untu:~/wsp/sys	ytos-tretz-no	ST-SW\$ LS	- kaat ay aada yaalaanaa	
	doc env	LICENSE.md	README.md sr	c sysyto	s-host-sw.code-workspace	
	fretz@ub	untu:~/wsp/sys	yfos-fretz-ho	st-sw\$ so	urce env/bin/activate	
	(env) fr	etz@ubuntu:~/w	sp/sysyfos-fr	etz-host-	sw\$ code .	
	(env) fr	etz@ubuntu:~/w	sp/sysyfos-fr	etz-host-	5W\$	

In FREtZ GUI press the Load project button.

Addivibles	# fretz.py *	Apr 25 12:46	A 4 0 -
6		FREEZ - Lob_to.freez	- * 9
-	Conductory Add		
•			
$\mathbf{\lambda}$			
0			
2			
	og window		
	1682451153.030591.FRB22 (Voll.1) 1682451153.135473.Project.oreated.lab.,1a.fretz in /home/fretz/wsp/lab.,1a/kib,1a.fretz		*
	nn i Anmadhatalaandah tafah tafaat mananada wa		

Turn on and connect the Zybo card to the Virtual machine.

Connect to the ho	ast
Connect to a virt.	ual machine
Virtual Machine Nan	ne 🔻
Fretz-Ubuntu-64-bi	t
Remember my choic	e and do not ask again OK Cancel
	OK

Click the Open application button.

sties # fretz.py +	Apr 25 1247 KREP7 - Lak ta Austr	A 4 0 -
Elle Brokett Mindow Refo	PARTE - HRETERING	- • •
O Load Sensitive frames layout		
e Settings		
Co M Abecador		
Log window		01
1682451153.00059134812 (VOID 1) 1682451453.185873.Project oreated lab_ta/tetz in /home/fretz/wsg/ab_ta/kab_ta/retz 168241006.051601.tod/no the project completed		
		Re .
V0.0.1 /home/fretz/wsp/uo_1a/uo_1a/retz_Dococoectee_N/A		
the Start button.		
	FREtZ - lab_1a.fretz	– ø (
roject <u>W</u> indow <u>H</u> elp		
iyap 💷 🗶		

Log window	ØF
****** Build adv: i.an 23 2017-19/28:24 ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.	1
1682455929.6331253NFO: Llabtoolstcl 44-466] Opening hw_target localhost-3121/xilinx_tcf/Diglient/210351A818FFA	
1682455930.995898.1NFO: Labtoolstcl 44-464] Closing hw_target localhost:3121/xillinx_tcf/Digilent/210351A818FFA	
1682455930.998796:INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digllent/210351A818FFA	v
V0.0.1 /home/fretz/wsp/lab 1a/lab 1a.fretz tommetter N/A	

At the bottom of the FREtZ GUI, you will see that we have a connection with the board. Also, in the Log window you will see that FREtZ communicates with the Vivado Hardware Manager in order to instruct it to read and write frames during the fault injection procedure.

	MREEZ-lab_ta.fvetz _ 0 🤹
Ele Broject Window Help	
15 In 16 IR O 16	
Log window inset-balaczkryset-Scattor UK inset-balaczkryset-Scattor UK inset-balaczkryset-Scattor UK inset-balaczkryset-Scattor UK inset-balaczkrys	

Now switch to the Microsoft Code editor to observe what is reported in the terminal. At the end of the fault injection experiment, you will see that the AVF of the experiment is reported.

fretz.py - sysyfos-host-sw (Workspace) - Visual Studio Code — σ				
File Edit Selection View Go Run Terminal Help				
EXPLORER	🔹 fretz.py x 🔹 UserApplication.py M 🗄 II 😤 😤 🗘 🏷 🗖 Vivado.py			
EXAMPLE	<pre>@ Tetzy X @ UserApplication y W = 11 'F 'F 'S U Vwadoby src @ froz PySide2.0tWidgets import Application 2 from PySide2.0twidgets import Application, Qt 3 from UI.MainForm import MainForm 4 4 def main(): 6</pre>			
<pre>> _pycache</pre>	PROBLEMS OUTPUT DEBUG CONSOLE TERMINAL Paults Frame:0x401200 Bit:0x40d Faults Faults Frame:0x401200 Bit:0x40d Faults Faults Frame:0x401200 Bit:0x40d Faults Faults Frame:0x401200 Bit:0x40d Faults Faults Frame:0x40120 Bit:0x407 Faults Faults Frame:0x40120 Bit:0x701 Faults Faults Frame:0x40110a Bit:0x701 Faults Faults Faults Faults	Consete +~ [] () ∧ ×		
S Communication.ong > OUTLINE > > TIMELINE P maint ⊂ ⊙ ⊙ ∆ 0 ≥	Total AVF:0.12]	ython 3.8.10 64-bit 戻 (2		

Now that you finished this design example, can you develop an experiment that performs fault injection in a 32-bit adder?

TIPS:

- Provide via BSCAN the same date to the adder's input
- Get the result of the adder's output via BSCAN
- Compare the result with a golden value
 Please uncomment the following lines (78-79) in the UserApplication.py if you want to debug

#pydevd.connected = True #pydevd.settrace(suspend=False)