Lab4_a- BRAM ECC

In this lab we are going to generate a Block Memory (BRAM) with a built-in Error Correction Code (ECC). The ECC detects and corrects a single bit error in the BRAM. It can also detect a multi bit error but it can't correct it.

Block RAM (BRAM) is a type of random access memory embedded throughout an FPGA for data storage.

You can use BRAM to accomplish the following tasks:

- Transfer data between multiple clock domains by using local FIFOs
- · Transfer data between an FPGA target and a host processor by using a DMA FIFO
- Transfer data between FPGA targets by using a peer-to-peer FIFO
- · Store large data sets on an FPGA target more efficiently than RAM built from look-up tables

It is important for critical applications to use a form of a correction code in order to ensure smooth functioning. For this reason we will use the Block Memory Generator IP, given by Xilinx, which has a built-in ECC and it also has injection bit signals to simulate a single/double bit error.

Steps:

- 1. Launch Vivado
- 2. Click Create Project
- 3. Click Next
- 4. Specify Project name and project Location and click Next
- 5. Choose the first bullet (RTL Project) and check the box under (Do not specify sources at this time) and click Next
- 6. Choose from the TAB->Boards the board ZYBO Z7-10 and click Next
- 7. Click Finish
- 8. From the Flow Navigator Tab on the left Click on Create Block Design and then OK
- 9. Click on the Add IP icon
 - +
- 10. Search Block Memory Generator and double click it
- 11. The initial IP should look like this



- 12. Now double click on the IP to enter its settings
- 13. Fill the settings based on the images below.

À Re-customize IP				
Block Memory Generator (8.4)				4
1 Documentation 🛛 🕞 IP Location				
IP Symbol Power Estimation	Component Name blk_mem	_gen_0		
Show disabled ports	Basic Port A Options F	Port B Options Other Option	ons Summary	
	Mode Stand Alone Memory Type Simple Dual	✓ General Operation Operation	ate address interface with	h 32 bits
	ECC Options			
-+ AXULE_SLAVE_S_AX + BRAU_PORTA + BRAU_PORTB 	ECC Type	Builtin ECC	~	
regozi dalarr Hectsblerr daldreoc[120] Hectsblerr rsla_bary	Error Injection Pins	Single and Double Bit Erro	r Injection 🗸	
eccplace rkb_bmy sizep s_u(_sbizer deepsleep s_u(_dbizer shuddwon s_u(_dbizer				
s_polk =0 s_presola = s_pol_hedsblerr				
			[OK Cancel

ock Memory Generator (8.4)	Δ.	
Documentation 📄 IP Location		
IP Symbol Power Estimation	Component Name blk_mem_gen_0	
Show disabled ports	Basic Port & Ontions Port B Ontions Other Ontions Summary	
	Dasic Forte options Fort B options Other options Summary	
	Memory Size	
	Port A Width 32 Range: 2 to 4096 (bits)	
	The Width and Depth values are used for Write Operations in Port A	
+ BRAM_PORTA + BRAM_PORTB	Operating Mode Write First V Enable Port Type Always Enabled V	
regoza sblerr regoza diberr	Port & Ontional Output Registers	
Injecidaberr Injecidaberr ista_busy eccplpace rsta_busy	Primitives Output Register	
skeep s_ad_sblerr deepskeep s_ad_dblerr	SoffECC Input Register	
s_axi_vdawn s_axi_vdaddreoc[12:0] = s_acik ••• s_axesdin		
s_mxl_hectsblerr s_mxl_hectdblerr	READ Address Change A	
	Read Address Change A	
	OK Cancel	
ock Memory Generator (8.4) Documentation IP Location IP Symbol Power Estimation	OK Cancel Component Name blk_mem_gen_0	
ock Memory Generator (8.4) Documentation IP Location IP Symbol Power Estimation IP Symbol Show disabled ports	OK Cancel OK Cancel Basic Port A Options Port B Options Other Options Summary	
ock Memory Generator (8.4) Documentation IP Location IP Symbol Power Estimation Show disabled ports	OK Cancel Component Name blk_mem_gen_0 Basic Port A Options Port B Options Summary Memory Size	
Iock Memory Generator (8.4) Documentation IP Location IP Symbol Power Estimation IP Show disabled ports	OK Cancel OK Cancel OK Cancel Description OK Cancel OK C	
Iock Memory Generator (8.4) Documentation IP Symbol Power Estimation IP Show disabled ports	OK Cancel OK Can	
Inock Memory Generator (8.4) Documentation IP Location IP Symbol Power Estimation IP Symbol Power Estimation IP Show disabled ports	OK Cancel Component Name blk_mem_gen_0 Basic Port A Options Port B Options Memory Size Port B Width 32 Port B Depth : 8192 The Width and Depth values are used for Read Operation in Port B	
Cock Memory Generator (8.4) Documentation IP Symbol Power Estimation Show disabled ports	OK Cancel Component Name blk_mem_gen_0 Basic Port A Options Port B Options Other Options Summary Memory Size Port B Width 32 Port B Depth : 8192 The Width and Depth values are used for Read Operation in Port B Operating Mode Write First Enable Port Type	
Oock Memory Generator (8.4) Documentation IP Symbol Power Estimation IP Symbol Power Estimation Show disabled ports Image: the part of the part o	OK Cancel Component Name blk_mem_gen_0 Basic Port A Options Port B Options Other Options Summary Memory Size Port B Width 32 ~ Port B Width 32 ~ Port B Depth : 8192 The Width and Depth values are used for Read Operation in Port B Operating Mode Wite First ~ Enable Port Type Always Enabled ~ Port B Depth ~	
Indext Memory Generator (8.4) Documentation IP Location IP Symbol Power Estimation IP Symbol Power Estimation IP Symbol Power Estimation IP Show disabled ports Show disabled ports Image: Stress St	OK Cancel Component Name blk_mem_gen_0 Basic Port A Options Port B Options Memory Size Port B Width 32 Port B Width 32 Port B Depth : 8192 The Width and Depth values are used for Read Operation in Port B Operating Mode Operating Mode Write First Enable Port Type Always Enabled Port B Optional Output Registers	
Iock Memory Generator (8.4) Documentation □ IP Location IP Symbol Power Estimation IP Symbol IP State IP State IP State IP State IP State IP State IP State	OK Cancel OK Cancel Component Name blk_mem_gen_0 Basic Port A Options Port B Options Other Options Summary Memory Size Port B Width 32 Port B Depth : 8192 The Width and Depth values are used for Read Operation in Port B Operating Mode Write First Enable Port Type Always Enabled Port B Optional Output Registers Core Output Register	
Inock Memory Generator (8.4) Documentation IP Location IP Symbol Power Estimation IP space Islam	OK Cancel OK Cancel Component Name blk_mem_gen_0 Basic Port A Options Port B Options Other Options Summary Memory Size Port B Width 32 Port B Width 32 > Port B Depth : 8192 The Width and Depth values are used for Read Operation in Port B Operating Mode Wite First Enable Port Type Always Enabled > Port B Optional Output Registers Core Output Register Office C Output Register REGCEB Pin	
Pock Memory Generator (8.4) Documentation □ IP Location IP Symbol Power Estimation	OK Cancel Component Name blk_mem_gen_0 Basic Port A Options Port B Options Summary Memory Size Port B Width 32 Port B Depth 3192 The Width and Depth values are used for Read Operation in Port B Operating Mode Write First Enable Port Type Always Enabled Port B Optional Output Registers Primitives Output Register Core Output Register SoftECC Output Register REGCEB Pin Port B Output Reset Options Net Section Se	
Iock Memory Generator (8.4) Documentation □ IP Location IP Symbol Power Estimation IP symbol Image: Symposition Symposition IP symbol Image: Symposition Symposite Symposition Symposition Symposition Symposy	OK Cancel Component Name blk_mem_gen_0 Basic Port A Options Port B Options Summary Memory Size Port B Width 32 Port B Depth 8192 The Width and Depth values are used for Read Operation in Port B Operating Mode Write First Enable Port Type Always Enabled Port B Optional Output Registers Primitives Output Register Core Output Register Port B Output Register Port B Output Register Port B Output Register Port B Output Register Operating Mode	
Iock Memory Generator (8.4) Documentation □ IP Location IP Symbol Power Estimation IP Symol Power Estimation <	OK Cancel Component Name blk_mem_gen_0 Basic Port A Options Port B Options Summary Memory Size Port B Width 32 > Port B Depth: 8192 The Width and Depth values are used for Read Operation in Port B Operating Mode Write First Enable Port Type Always Enabled > Port B Optional Output Registers Core Output Register Port B Output Reset Options RSTB Pin (set/reset pin) Output Reset Value (Hex)	
Cock Memory Generator (8.4) Documentation IP Location IP Symbol Power Estimation IP Symbol Power Estimation <td>OK Cancel OK Cancel Basic Port A Options Port B Options Other Options Summary Memory Size Port B Width Size Port B Depth: 8192 The Width and Depth values are used for Read Operation in Port B Operating Mode Write First Enable Port Type Always Enabled Port B Optional Output Register Core Output Register Port B Output Register Ort B Output Reset Options Port B Output Reset Options Port B Output Reset Options Reset Memory Latch Reset Priority CE (Latch or Register Enable) V</td> <td></td>	OK Cancel Basic Port A Options Port B Options Other Options Summary Memory Size Port B Width Size Port B Depth: 8192 The Width and Depth values are used for Read Operation in Port B Operating Mode Write First Enable Port Type Always Enabled Port B Optional Output Register Core Output Register Port B Output Register Ort B Output Reset Options Port B Output Reset Options Port B Output Reset Options Reset Memory Latch Reset Priority CE (Latch or Register Enable) V	
IP Symbol Power Estimation IP Symbol Power Estimati	OK Cancel Component Name blk_mem_gen_0 Basic Port A Options Other Options Summary Memory Size Port B Width 32 > Port B Width 32 > Port B Depth : 8192 The Width and Depth values are used for Read Operation in Port B Operating Mode Write First Enable Port Type Always Enabled Port B Optional Output Registers Port B Optional Output Register Core Output Register SoftECC Output Register SoftECC Output Register REGCEB Pin Port B Output Reset Options RSTB Pin (set/reset pin) Output Reset Value (Hex) Image: Chance B BEAD Address Chance B EAD Address Chance B EAD Address Chance B EAD Address Chance B	

🍌 Re-customize IP	
Block Memory Generator (8.4)	· · · · · · · · · · · · · · · · · · ·
1 Documentation 🛛 🗁 IP Location	
IP Symbol Power Estimation	Component Name blk_mem_gen_0
Show disabled ports	Basic Port A Options Port B Options Other Options Summary
	Pipeline Stages within Mux 0 V Mux Size: 16x1
	Structural/UniSim Simulation Model Options
	Defines the type of warnings and outputs are generated when a read-write or write-write collision occurs.
+ BRAM_PORTA + BRAM_PORTB	Collision Warnings All V
regota sblerr regota daterr laetisblerr edationer(120)	Behavioral Simulation Model Options
Inecidablerr I	Disable Collision Warnings Disable Out of Range Warnings
deepsleep s_axi_daterr shuldawn s_axi_rdaddreoc(12.0)	
s_acis na s_anasan s_aci_nedsblerr s_aci_landsblerr	
2 ^{-reo} ldeonneo.	
	OK Cancel

14. Click OK

- 15. Select every signal of the IP and make it external
- 16. Remove the suffix _0 in every external signal
- 17. The IP now should look like the image below



- 18. Save the Design
- 19. In the Design Sources tab, right click on the design_1 block and Click on Generate Output Products
- 20. In the Design Sources tab now, again right click on the design_1 block and Click on the Create HDL Wrapper
- 21. Now in order to test the ECC we will perform a **simulation** where we will inject a single bit error and a double bit error and we will observe the behavior of the IP.
- 22. On the Flow Navigation panel on the left click Add Sources → Add or Create Simulation Sources.
- 23. Click on the Add Files and navigate to the testbench file that we provided you

Add or Create Simulation Sources

Specify simulation specific HDL files, or directories containing HDL files, to ac to your project.

Specify simul	lation set: 🕒	sim_1	~							
$ +_{2} = $	1 I I									
	Index	Name	Library	Location						
•	1	tb_bram_ecc.vhd	xil_defaultlib	C:/Users/						
<		Ado	1 Files	A <u>d</u> d Directo						
Scan and a	Scan and add RTL include files into project									
Copy <u>s</u> our	Copy sources into project									
Add sources from subdirectories										
✓ Include all	✓ Include all design sources for simulation									
(?)										

- 25. Click Finish
- 26. Open and Read the testbench and the comments to understand the simulation that we want to analyze.
- 27. Now run the Simulation by clicking the Run Simulation option in the Flow Navigator panel.
- 28. The waveform of the simulation should look like the image below.

															260.100 ns	
ame	Value		⁸⁰ ns	100 ns	120 ns	140 ns	160 ns	180 ns	200 ns		220 ns		240 ns		260 ns	280 ns
addra(12:0)	0000		0000		0001	(0002				0008				0000	
addrb(12:0)	0000				0000 X 0001.			L 🕺 OC	0002 0008		000		0			
💩 cika	1															
d cikb	1															
o dbiterr	1															
🗸 dina[31:0]	0000000a	000	00000	0000000a	00000001		0000000	2			00000±0±				0000000a	
8 doutb[31:0]	0000000X		00000000			0000000	a		00000	0000	000e 🗙	(00000101	-	0	0000000
injectdbiterr	0															
injectsbiterr	0															
rdaddrecc[12:0]	0000				0000				0001	0002			0008		0000	
sbiterr	0															
🕊 wea(0:0)	0		0			1		0			•				0	
lå cik	1															

Lab4_b- BRAM ECC on the FPGA

Now you will extend your project in order to test its behavior in the FPGA.

In order to download the BRAM ECC project to the FPGA, you should make some changes.

- 1. You need to downgrade the size of the BRAM to 4*8
- 2. You need to fill the Bram addresses with values when the FPGA is powered on or after reset
- 3. You need to implement a logic that checks if the user wants to inject fault/fault and pass the fault to the BRAM
- 4. You need to have alarm LEDs that inform the user that a single/double error is detected

FPGA operation:

When the FPGA is programmed it should work like this:

1. During power on the BRAM should be filled with values that equal their values (for example address 0x1 should have the value 0x1, and address 0x7 should have the value 0x7)

- 2. After this LED3 of the board should be '1', indicating that the Bram is filled up with the correct values
- 3. The user can see the values of the Bram by changing the values of the switches. The leds on top of the switches show the corresponding values of the address given.
- 4. Now the user can inject Fault/Faults in order to Test the behavior
- 5. Use BTN2 for single-fault injection and BTN3 for double-fault injection
- 6. By pressing one of these buttons we inject fault/faults in the BRAM and the alarm led should be turned to one
- 7. The RGB LD6 is used as the alarm led. The Red indication informs the user that there is a single fault detected in the current address (given by the switches) and the Green indication informs the user of a double fault detection.
- The BTN1 is used as a select signal of a multiplexer that chooses the values of the LEDs
 a. The LEDs will either show the value of the current address or the Address of the ECC detected
- 9. The BTN0 is the Reset signal for the FPGA

Steps :

- 1. Create a new project for the ZYBO-Z7-10 FPGA (close the previous project)
- 2. Create a block design
- 3. Add the Block Memory Generator IP
 - a. Basic Settings
 - i. Mode: Stand Alone
 - ii. Memory Type: Simple Dual Port RAM
 - iii. ECC Type: Soft ECC
 - iv. Check the Error injection Pins box
 - v. Select from the dropdown the Single and double Bit Error Injection
 - b. Port A Settings:
 - i. Port A width: 4
 - ii. Port A depth: 8
 - iii. Enable Port Type: Always Enabled
 - c. Port B Settings:
 - i. Port B width: 4
 - ii. Enable Port Type: Always Enabled
 - iii. Uncheck the Primitives Output Register box
 - d. Click OK
- 4. Now you need to create two VHDL files
 - a. The FSM machine will have three states
 - i. idle
 - ii. fill bram
 - iii. waiting for injection
 - b. A simple multiplexer which will pass to the LEDs of the FPGA either the values of the BRAM or the address of the ECC detection :
 - i. It will have two inputs
 - 1. The doutb[3:0]
 - 2. The rdaddrecc[2:0]
 - ii. An external select signal (A button)
 - iii. The LEDs as an output
 - iv. In our case, the possible values of the BRAM will be from 0 to 7 so you only need the LEDS[2:0]. The LED[3] will be used for another signal
 - c. The FSM:
 - i. Create a clocked process with an asynchronous reset. The reset should set the FSM to state IDLE.

- ii. The FSM should
 - 1. Initialize the process values
 - 2. Fill the BRAM
 - 3. Indicate the BRAM is filled and wait for fault injections
- iii. During the IDLE state
 - 1. The FSM should reset the following signals:
 - a. ready
 - b. we_a
 - c. addr_a
 - d. din_a
 - e. counter
 - 2. After the initialization, the FSM should move to the fill_bram STATE
- iv. During the fill_bram STATE:
 - 1. Indicate ready='0'
 - 2. Use the counter to fill the Bram with the corresponding values
 - a. example:
 - i. addr_a<=std_logic_vector(counter);
 - ii. din_a<='0' & std_logic_vector(counter);</pre>
 - iii. we_a<='1';
 - iv. counter<=counter+'1';</pre>
 - 3. Be careful:
 - a. The counter should be unsigned in order to perform addition
 - 4. If the current value of the counter is "111" and you add +1 the next value will be set to "000"
 - 5. After every address of the Bram is filled up moved to the next state of Waiting_injection
- v. During the Waiting_injection STATE:
 - 1. The ready signal (LED[3]) should be '1'
 - The FSM will check if the BTN2 or BTN3 (Single or Double Fault INJECTION) buttons are pressed and if this case is true:
 a. The FSM will write the address indicated by the switches with the corresponding value the same way as it did during the fill_bram state
 - b. It will enable the single/double injection pins of the BRAM for one cycle.
 - 3. The FSM stays in this State until reset or until the FPGA is powered off.
- 5. The Block Desing of your project should look like the following image

